This application note describes how to build a system that can be used for determining theoptimal phase shift for a Double Data Rate (DDR) memory feedback clock. In this system, theDDR memory is controlled by a controller that attaches to either the OPB or PLB and is used inan embedded microprocessor application. This reference system also uses a DCM that isconfigured so that the phase of its output clock can be changed while the system is running anda GPIO core that controls that phase shift. The GPIO output is controlled by a softwareapplication that can be run on a PowerPC® 405 or Microblaze™ microprocessor.
上传时间： 2013-10-15
上传用户：euroford
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上传时间： 2013-11-14
上传用户：fdmpy
Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.
标签： CPLD
上传时间： 2013-10-22
上传用户：李哈哈哈
This application note describes a reference system which illustrates how to build an embeddedPowerPC® system using the Xilinx 1-Gigabit Ethernet Media Access Controller processor core.This system has the PLB_Gemac configured to use Scatter/Gather Direct Memory Access andthe Serializer/Deserializer (SerDes) interface. This application note describes how to set up thespecific clocking structure required for the SerDes interface and the constraints to be added tothe UCF file. This reference system is complete with a standalone software application to testsome of the main features of this core, including access to registers, DMA capabilities, transmitand receive in loopback mode. This reference system is targeted for the ML300 evaluationboard.
上传时间： 2013-11-01
上传用户：truth12
The Tri-Mode Ethernet MAC (TEMAC) UltraController-II module is a minimal footprint,embedded network processing engine based on the PowerPC™ 405 (PPC405) processor coreand the TEMAC core embedded within a Virtex™-4 FX Platform FPGA. The TEMACUltraController-II module connects to an external PHY through Gigabit Media IndependentInterface (GMII) and Management Data Input/Output (MDIO) interfaces and supports tri-mode(10/100/1000 Mb/s) Ethernet. Software running from the processor cache reads and writesthrough an On-Chip Memory (OCM) interface to two FIFOs that act as buffers between thedifferent clock domains of the PPC405 OCM and the TEMAC.
上传时间： 2013-10-26
上传用户：yuzsu
在现代通信系统中，电话语音的频带被限制在300 Hz～4 kHz的范围内，带来了语音可懂度和自然度的降低。为了在不增加额外成本的前提下提高语音的可懂度和自然度，进行了电话语音频带扩展的研究。提出了一种改进的基于码本映射的语音带宽扩展算法：在码本映射的过程中，使用加权系数来得到映射码本。客观测试结果表明，用此算法得到的宽带语音的谱失真度比用一般的码本映射降低至少2%。主观测试结果表明，用此算法得到的宽带语音具有更好的可懂度和自然度。 Abstract: In modern communication systems， the bandwidth of telephone speech is limited from 300Hz to 4 kHz， which reduces the intelligibility and naturalness of speech. Telephone speech bandwidth extension is researched to get wideband speech and to improve its intelligibility and naturalness， without increasing extra costs. This paper put forward an improved algorithm of speech bandwidth extension based on codebook mapping. In the process of codebook mapping， weighted coefficients were used to get mapping codebook. Objective tests show that spectral distortion of wideband speech obtained by this algorithm reduces at least 2%， comparing to conditional codebook mapping. Subjective tests show that the wideband speech obtained by this algorithm has better intelligibility and naturalness.
上传时间： 2014-12-29
上传用户：15501536189
特点 最高輸入頻率 10KHz 显示范围0-9999（一段设定）0至999999累积量 计数速度 50/10000脈波/秒可选择 输入脈波具有预设刻度功能 累积量同步（批量）或非同步（批次）计数可选择 数位化指拨设定操作简易 计数暂时停止功能 1组报警功能 2:主要規格 脈波輸入型式: Jump-pin selectable current sourcing(NPN) or current sinking (PNP) 脉波触发电位: HI bias (CMOS) (VIH=7.5V, VIL=5.5V) LO bias (TTL) (VIH=3.7V, VIL=2.0V) 最高输入频率: <10KHz (up,down,up/down mode) 输出动作时间 : 0.1 to 99.9 second adjustable 输出复归方式: Manual(N) or automatic (R or C) can be modif 继电器容量: AC 250V-5A, DC 30V-7A 显示值范围: 0-9999（PV,SV） 0-999999(TV) 显示幕: Red high efficiency LEDs high 7.0mm (.276")(PV,SV) Red high efficiency LEDs high 9.2mm (.36")(TV) 参数设定方式: Touch switches 感应器电源: 12VDC +/-3%(<60mA) 记忆方式: Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用环境条件: 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2013-10-24
上传用户：wvbxj
特点 显示值范围-199999至999999位數 最高輸入頻率 5KHz 90度相位差加減算具有提高解析度4倍功能 输入脈波具有预设刻度功能 定位基准值可任意設定 比較磁滯值可任意設定 数位化指拨设定操作简易 3组继电器输出功能 2:主要規格 脈波輸入型式: Jump-pin selectable current sourcing(NPN) or current sinking (PNP) 脉波触发电位: HI bias (CMOS) (VIH=7.5V, VIL=5.5V) LO bias (TTL) (VIH=3.7V, VIL=2.0V) 最高输入频率: <5KHz 定位置范围: -199999 to 999999 second adjustabl 比较磁滞范围: 0 to 9999 adjustable 继电器容量: AC 250V-5A, DC 30V-7A 显示值范围: -199999 to 999999 显示幕: Red high efficiency LEDs high 9.2mm (.36") 参数设定方式: Touch switches 感应器电源: 12VDC +/-3%(<60mA) 记忆方式: Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用环境条件: 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2014-12-03
上传用户：xjz632
特点 精确度0.25%滿刻度 ±1位數 输入配线系统可任意选择 CT比可任意设定 具有异常电流值与异常次数记录保留功能 电流过高或过低检测可任意设定 报警继电器复归方式可任意設定 尺寸小,穩定性高 2.主要規格 辅助电源: AC110V&220V ±20%(50 or 60Hz) AC220V&440V ±20%(50 or 60Hz)(optional) 精确度: 0.25% F.S. ±1 digit 输入负载: <0.2VA (Current) 最大过载能力 : Current related input: 2 x rated continuous 10 x rated 30 sec. 25 x rated 3sec. 50 x rated 1 sec. 输入电流范围: AC0-5A (10-1000Hz) CT ratio : 1-2000 adjustable 启动延迟动作时间: 0-99.9 second adjustable 继电器延迟动作时间: 0-99.9 second adjustable 继电器复归方式: Manual (N) / latch(L) can be modified 继电器磁滞范围: 0-999 digit adjustable 继电器动作方向: HI /LO/GO/HL can be modified 继电器容量: AC 250V-5A, DC 30V-7A 过载显示: "doFL" 温度系数: 50ppm/℃ (0-50℃) 显示幕: Red high efficiency LEDs high 14.22mm(.56")(PV) Red high efficiency LEDs high 14.22mm(.276")(NO) 参数设定方式: Touch switches 记忆型式 : Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc(input/output 使用环境条件 : 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2013-10-14
上传用户：wanghui2438
特点 精确度0.1%滿刻度 ±1位數 可量測 交直流電流/交直流电压/電位計/傳送器/Pt-100/荷重元/電阻 等信号 显示范围-1999-9999可任意规划 具有异常值与异常次数记录保留功能 异常信号过高或过低或范围內或范围外检测可任意設定 报警继电器复归方式可任意設定 尺寸小,穩定性高 2.主要規格 精确度: 0.1% F.S. ±1 digit 0.2% F.S. ±1 digit(AC) 取样时间: 16 cycles/sec. 显示值范围: -1999 - +9999 digit adjustable 启动延迟动作时间: 0-99.9 second adjustable 继电器延迟动作时间: 0-99.9 second adjustable 继电器复归方式: Manual (N) / latch(L) can be modified 继电器动作方向: HI /LO/GO/HL can be modified 继电器容量: AC 250V-5A, DC 30V-7A 过载显示: "doFL" 温度系数: 50ppm/℃ (0-50℃) 显示幕: Red high efficiency LEDs high 14.22mm(.56")(PV) Red high efficiency LEDs high 7.0mm(.276")(NO) 参数设定方式: Touch switches 记忆型式 : Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc(input/output 使用环境条件 : 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2013-11-02
上传用户：fandeshun
