AXI协议的文档,介绍AMBA Advanced eXtensible Interface (AXI) Protocol
上传时间: 2013-04-24
上传用户:tongda
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上传时间: 2013-11-14
上传用户:fdmpy
目的是利用嵌入在Xilinx FPGA中的MicroBlaze核实现基于AXI总线的双核嵌入式系统设计以及共享实现LED灯的时控.
标签: MicroBlaze SoPC AXI 总线
上传时间: 2014-12-30
上传用户:stewart·
AXI Reference Guide (AXI).pdf
上传时间: 2013-10-29
上传用户:libinxny
AXI Bus Functional Model v1.1 Product Brief.pdf
上传时间: 2015-01-01
上传用户:kbnswdifs
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上传时间: 2013-11-23
上传用户:shen_dafa
pg059-AXI-interconnect
标签: AXI-interconnect 059 pgpg059-AXI-interconnect
上传时间: 2016-05-04
上传用户:BLOSSOM93
总线接口的详细介绍,可在可编程逻辑电路上实现
上传时间: 2013-11-02
上传用户:ccccccc
总线接口的详细介绍,可在可编程逻辑电路上实现
上传时间: 2013-12-15
上传用户:13681659100
xilinx推出的内核,ahblite和AXI之间的接口转换。
上传时间: 2013-12-20
上传用户:china97wan