虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

Single-Chip

  • C8051F020数据手册

      The C8051F020/1/2/3 devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F020/2) or 32 digital I/O pins (C8051F021/3). Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

    标签: C8051F020 数据手册

    上传时间: 2013-11-08

    上传用户:lwq11

  • STM8S105xx_中文资料

    STM8S105xx_中文资料:这本数据手册描述了STM8S105xx基础型系列单片机的特点、引脚分配、电气特性、机械特性和订购信息。 如果需要关于STM8S单片机存储器、寄存器和外设等的详细信息,请参考STM8S系列单片机参考手册(RM0016) 。 如果需要关于内部Flash存储器的编程、擦除和保护的信息,请参考STM8S闪存编程手册(PM0051) 。 如果需要关于调试和SWIM(single wire interface module单线接口模块),请参考STM8SWIM 通信协议和调试模块用户手册(UM0470) 。 如果需要关于STM8 内核的信息,请参考STM8 CPU编程手册(PM0044) 。

    标签: STM 105 xx

    上传时间: 2013-11-03

    上传用户:JasonC

  • NCV7356单线CANBUS收发器数据手册

    The NCV7356 is a physical layer device for a single wire data linkcapable of operating with various Carrier Sense Multiple Accesswith Collision Resolution (CSMA/CR) protocols such as the BoschController Area Network (CAN) version 2.0. This serial data linknetwork is intended for use in applications where high data rate is notrequired and a lower data rate can achieve cost reductions in both thephysical media components and in the microprocessor and/ordedicated logic devices which use the network.The network shall be able to operate in either the normal data ratemode or a high-speed data download mode for assembly line andservice data transfer operations. The high-speed mode is onlyintended to be operational when the bus is attached to an off-boardservice node. This node shall provide temporary bus electrical loadswhich facilitate higher speed operation. Such temporary loads shouldbe removed when not performing download operations.The bit rate for normal communications is typically 33 kbit/s, forhigh-speed transmissions like described above a typical bit rate of83 kbit/s is recommended. The NCV7356 features undervoltagelockout, timeout for faulty blocked input signals, output blankingtime in case of bus ringing and a very low sleep mode current.

    标签: CANBUS 7356 NCV 单线

    上传时间: 2013-10-24

    上传用户:s蓝莓汁

  • NIOSII用户定制指令

    With the Altera Nios II embedded processor, you as the system designercan accelerate time-critical software algorithms by adding custominstructions to the Nios II processor instruction set. Using custominstructions, you can reduce a complex sequence of standard instructionsto a single instruction implemented in hardware. You can use this featurefor a variety of applications, for example, to optimize software innerloops for digital signal processing (DSP), packet header processing, andcomputation-intensive applications. The Nios II configuration wizard,part of the Quartus® II software’s SOPC Builder, provides a graphicaluser interface (GUI) used to add up to 256 custom instructions to theNios II processor

    标签: NIOSII 用户 定制 指令

    上传时间: 2013-11-07

    上传用户:swing

  • C51 V8 专业开发工具

    Keil C51 V8 专业开发工具(PK51)   PK51是为8051系列单片机所设计的开发工具,支持所有8051系列衍生产品,,支持带扩展存储器和扩展指令集(例如Dallas390/5240/400,Philips 51MX,Analog Devices MicroConverters)的新设备,以及支持很多公司的一流的设备和IP内核,比如Analog Devices, Atmel, Cypress Semiconductor, Dallas Semiconductor, Goal, Hynix, Infineon, Intel, NXP(founded by Philips), OKI, Silicon Labs,SMSC, STMicroeleectronics,Synopsis, TDK, Temic, Texas Instruments,Winbond等。 通过PK51专业级开发工具,可以轻松地了解8051的On-chip peripherals与及其它关键特性。 The PK51专业级开发工具包括… l          μVision Ø         集成开发环境 Ø          调试器 Ø         软件模拟器   l          Keil 8051扩展编译工具 Ø         AX51宏汇编程序 Ø         ANSI C编译工具 Ø         LX51 连接器 Ø         OHX51 Object-HEX 转换器 l          Keil 8051编译工具 Ø         A51宏汇编程序 Ø         C51 ANSI C编译工具 Ø         BL51 代码库连接器 Ø         OHX51 Object-HEX 转换器 Ø         OC51 集合目标转换器   l          目标调试器 Ø         FlashMON51 目标监控器 Ø         MON51目标监控器 Ø         MON390 (Dallas 390)目标监控器 Ø         MONADI (Analog Devices 812)目标监控器 Ø         ISD51 在系统调试   l          RTX51微实时内核   你应该考虑PK51开发工具包,如果你… l          需要用8051系列单片机来开发 l          需要开发 Dallas 390 或者 Philips 51MX代码 l          需要用C编写代码 l          需要一个软件模拟器或是没有硬件仿真器 l          需要在单芯片上基于小实时内核创建复杂的应用

    标签: C51 V8 开发工具

    上传时间: 2013-10-30

    上传用户:yy_cn

  • 接口选择指南

    LVDS、xECL、CML(低电压差分信号传输、发射级耦合逻辑、电流模式逻辑)………4多点式低电压差分信号传输(M-LVDS) ……………………………………………………8数字隔离器 ………………………………………………………………………………10RS-485/422 …………………………………………………………………………………11RS-232………………………………………………………………………………………13UART(通用异步收发机)…………………………………………………………………16CAN(控制器局域网)……………………………………………………………………18FlatLinkTM 3G ………………………………………………………………………………19SerDes(串行G 比特收发机及LVDS)……………………………………………………20DVI(数字视频接口)/PanelBusTM ………………………………………………………22TMDS(最小化传输差分信号) …………………………………………………………24USB 集线器控制器及外设器件 …………………………………………………………25USB 接口保护 ……………………………………………………………………………26USB 电源管理 ……………………………………………………………………………27PCI Express® ………………………………………………………………………………29PCI 桥接器 …………………………………………………………………………………33卡总线 (CardBus) 电源开关 ………………………………………………………………341394 (FireWire®, 火线®) ……………………………………………………………………36GTLP (Gunning Transceiver Logic Plus,体效应收发机逻辑+) ………………………………39VME(Versa Module Eurocard)总线 ………………………………………………………41时钟分配电路 ……………………………………………………………………………42交叉参考指南 ……………………………………………………………………………43器件索引 …………………………………………………………………………………47技术支持 …………………………………………………………………………………48 德州仪器(TI)为您提供了完备的接口解决方案,使得您的产品别具一格,并加速了产品面市。凭借着在高速、复合信号电路、系统级芯片 (system-on-a-chip ) 集成以及先进的产品开发工艺方面的技术专长,我们将能为您提供硅芯片、支持工具、软件和技术文档,使您能够按时的完成并将最佳的产品推向市场,同时占据一个具有竞争力的价格。本选择指南为您提供与下列器件系列有关的设计考虑因素、技术概述、产品组合图示、参数表以及资源信息:

    标签: 接口 选择指南

    上传时间: 2013-10-21

    上传用户:Jerry_Chow

  • 线性低压差 (LDO) 稳压器解决方案

    We offer a broad line of high performance low dropout (LDO) linear regulators with fasttransient response, excellent line and load regulation, and very wide input voltage rangefrom 0.9V to 100V. Output currents range from 20mA to 10A, with positive, negative andmultiple output versions available. Many devices offer output voltage operation <0.8V andsome feature operation as low as 0V, even with a single supply. Most are stable with ceramicoutput capacitors. LDO regulators can be applied in virtually any application.

    标签: LDO 线性 低压差 稳压器

    上传时间: 2013-11-15

    上传用户:努力努力再努力

  • 基于SOPC技术的异步串行通信IP核的设计

    介绍了SoPC(System on a Programmable Chip)系统的概念和特点,给出了基于PLB总线的异步串行通信(UART)IP核的硬件设计和实现。通过将设计好的UART IP核集成到SoPC系统中加以验证,证明了所设计的UART IP核可以正常工作。该设计方案为其他基于SoPC系统IP核的开发提供了一定的参考。

    标签: SOPC IP核 异步串行通信

    上传时间: 2013-11-12

    上传用户:894448095

  • 差分電路中單端及混合模式S-參數的使用

    Single-Ended and Differential S-Parameters Differential circuits have been important incommunication systems for many years. In the past,differential communication circuits operated at lowfrequencies, where they could be designed andanalyzed using lumped-element models andtechniques. With the frequency of operationincreasing beyond 1GHz, and above 1Gbps fordigital communications, this lumped-elementapproach is no longer valid, because the physicalsize of the circuit approaches the size of awavelength.Distributed models and analysis techniques are nowused instead of lumped-element techniques.Scattering parameters, or S-parameters, have beendeveloped for this purpose [1]. These S-parametersare defined for single-ended networks. S-parameterscan be used to describe differential networks, but astrict definition was not developed until Bockelmanand others addressed this issue [2]. Bockelman’swork also included a study on how to adapt single-ended S-parameters for use with differential circuits[2]. This adaptation, called “mixed-mode S-parameters,” addresses differential and common-mode operation, as well as the conversion betweenthe two modes of operation.This application note will explain the use of single-ended and mixed-mode S-parameters, and the basicconcepts of microwave measurement calibration.

    标签: 差分電路 單端 模式

    上传时间: 2014-03-25

    上传用户:yyyyyyyyyy

  • LPC1850 Cortex-M3内核微控制器数据手册

    The LPC1850/30/20/10 are ARM Cortex-M3 based microcontrollers for embeddedapplications. The ARM Cortex-M3 is a next generation core that offers systemenhancements such as low power consumption, enhanced debug features, and a highlevel of support block integration.The LPC1850/30/20/10 operate at CPU frequencies of up to 150 MHz. The ARMCortex-M3 CPU incorporates a 3-stage pipeline and uses a Harvard architecture withseparate local instruction and data buses as well as a third bus for peripherals. The ARMCortex-M3 CPU also includes an internal prefetch unit that supports speculativebranching.The LPC1850/30/20/10 include up to 200 kB of on-chip SRAM data memory, a quad SPIFlash Interface (SPIFI), a State Configuration Timer (SCT) subsystem, two High-speedUSB controllers, Ethernet, LCD, an external memory controller, and multiple digital andanalog peripherals.

    标签: Cortex-M 1850 LPC 内核微控制器

    上传时间: 2014-12-31

    上传用户:zhuoying119