虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

parallel-Plate

  • LPC315x系列ARM微控制器用户手册

    The NXP LPC315x combine an 180 MHz ARM926EJ-S CPU core, High-speed USB 2.0OTG, 192 KB SRAM, NAND flash controller, flexible external bus interface, an integratedaudio codec, Li-ion charger, Real-Time Clock (RTC), and a myriad of serial and parallelinterfaces in a single chip targeted at consumer, industrial, medical, and communicationmarkets. To optimize system power consumption, the LPC315x have multiple powerdomains and a very flexible Clock Generation Unit (CGU) that provides dynamic clockgating and scaling.The LPC315x is implemented as multi-chip module with two side-by-side dies, one fordigital fuctions and one for analog functions, which include a Power Supply Unit (PSU),audio codec, RTC, and Li-ion battery charger.

    标签: 315x LPC 315 ARM

    上传时间: 2014-01-17

    上传用户:Altman

  • Xilinx UltraScale:新一代架构满足您的新一代架构需求(EN)

      中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications.   The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation.   Some of the UltraScale architecture breakthroughs include:   • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50%    • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability   • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization   • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard    • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets   • Greatly enhanced DSP and packet handling   The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.

    标签: UltraScale Xilinx 架构

    上传时间: 2013-11-21

    上传用户:wxqman

  • XAPP482 - MicroBlaze Platform Flash,PROM 引导加载器和用户数据存储

        本应用指南讲述一种实用的 MicroBlaze™ 系统,用于在非易失性 Platform Flash PROM 中存储软件代码、用户数据和配置数据,以简化系统设计和降低成本。另外,本应用指南还介绍一种可移植的硬件设计、一个软件设计以及在实现流程中使用的其他脚本实用工具。   简介许多 FPGA 设计都集成了使用 MicroBlaze 和 PowerPC™ 处理器的软件嵌入式系统,这些设计同时使用外部易失性存储器来执行软件代码。使用易失性存储器的系统还必须包含一个非易失性器件,用来在断电期间存储软件代码。大多数 FPGA 系统都在电路板上使用 Platform FlashPROM (在本文中称作 PROM),用于在上电时加载 FPGA 配置数据。另外,许多应用还可能使用其他非易失性器件(如 SPI Flash、Parallel Flash 或 PIC)来保存 MAC 地址等少量用户数据,因此导致系统电路板上存在大量非易失性器件。

    标签: MicroBlaze Platform Flash XAPP

    上传时间: 2013-10-15

    上传用户:rocwangdp

  • 基于CPLD的QDPSK调制解调电路设计

    为了在CDMA系统中更好地应用QDPSK数字调制方式,在分析四相相对移相(QDPSK)信号调制解调原理的基础上,设计了一种QDPSK调制解调电路,它包括串并转换、差分编码、四相载波产生和选相、相干解调、差分译码和并串转换电路。在MAX+PLUSⅡ软件平台上,进行了编译和波形仿真。综合后下载到复杂可编程逻辑器件EPM7128SLC84-15中,测试结果表明,调制电路能正确选相,解调电路输出数据与QDPSK调制输入数据完全一致,达到了预期的设计要求。 Abstract:  In order to realize the better application of digital modulation mode QDPSK in the CDMA system, a sort of QDPSK modulation-demodulation circuit was designed based on the analysis of QDPSK signal modulation-demodulation principles. It included serial/parallel conversion circuit, differential encoding circuit, four-phase carrier wave produced and phase chosen circuit, coherent demodulation circuit, difference decoding circuit and parallel/serial conversion circuit. And it was compiled and simulated on the MAX+PLUSⅡ software platform,and downloaded into the CPLD of EPM7128SLC84-15.The test result shows that the modulation circuit can exactly choose the phase,and the output data of the demodulator circuit is the same as the input data of the QDPSK modulate. The circuit achieves the prospective requirement of the design.

    标签: QDPSK CPLD 调制解调 电路设计

    上传时间: 2013-10-28

    上传用户:jyycc

  • CTP知识全解

      1.什么是CTP?   CTP包括几种含义:   脱机直接制版(Computer-to-plate)   在机直接制版(Computer-to-press)   直接印刷(Computer-to-paper/print)   数字打样(Computer-to-proof)   普通PS版直接制版技术,即CTcP(Computer-to-conventional plate)   这里所论述的CTP系统是脱机直接制版(Computer-to-plate)。CTP就是计算机直接到印版,是一种数字化印版成像过程。CTP直接制版机与照排机结构原理相仿。起制版设备均是用计算机直接控制,用激光扫描成像,再通过显影、定影生成直接可上机印刷的印版。计算机直接制版是采用数字化工作流程,直接将文字、图象转变为数字,直接生成印版,省去了胶片这一材料、人工拼版的过程、半自动或全自动晒版工序。

    标签: CTP

    上传时间: 2014-01-22

    上传用户:鱼哥哥你好

  • 赛灵思电机控制开发套件简介(英文版)

      The power of programmability gives industrial automation designers a highly efficient, cost-effective alternative to traditional motor control units (MCUs)。 The parallel-processing power, fast computational speeds, and connectivity versatility of Xilinx® FPGAs can accelerate the implementation of advanced motor control algorithms such as Field Oriented Control (FOC)。   Additionally, Xilinx devices lower costs with greater on-chip integration of system components and shorten latencies with high-performance digital signal processing (DSP) that can tackle compute-intensive functions such as PID Controller, Clark/Park transforms, and Space Vector PWM.   The Xilinx Spartan®-6 FPGA Motor Control Development Kit gives designers an ideal starting point for evaluating time-saving, proven, motor-control reference designs. The kit also shortens the process of developing custom control capabilities, with integrated peripheral functions (Ethernet, PowerLink, and PCI® Express), a motor-control FPGA mezzanine card (FMC) with built-in Texas Instruments motor drivers and high-precision Delta-Sigma modulators, and prototyping support for evaluating alternative front-end circuitry.

    标签: 赛灵思 电机控制 开发套件 英文

    上传时间: 2013-10-28

    上传用户:wujijunshi

  • Altera recommends the following system configuration: * Pentium II 400 with 512-MB system memory (fa

    Altera recommends the following system configuration: * Pentium II 400 with 512-MB system memory (faster systems give better software performance) * SVGA monitor * CD-ROM drive * One or more of the following I/O ports: - USB port (if using Windows XP or Windows 2000) for USB-Blaster(TM) or MasterBlaster(TM) communications cables, or APU programming unit - Parallel port for ByteBlasterMV(TM) or ByteBlaster(TM) II download cables - Serial port for MasterBlaster communications cable * TCP/IP networking protocol installed * Windows 2000, Windows NT 4.0 with Service Pack 3 or later, or Windows XP * Internet Explorer 5.0 or later Memory & Disk Space Requirements USB开发

    标签: system configuration recommends following

    上传时间: 2015-03-27

    上传用户:13188549192

  • This toolbox distributes processes over matlab workers available over the intranet/internet (SPMD or

    This toolbox distributes processes over matlab workers available over the intranet/internet (SPMD or MPMD parallel model). It is very useful for corsely granular parallelization problems and in the precesence of a distributed and heterogeneus computer enviroment. No need for configuration files ! Cross platforms, cross OS and cross MATLAB versions. Workers can be added to the parallel computation even if it has started. No need of a common file system, all comms are using tcpip connections

    标签: over distributes available processes

    上传时间: 2014-01-03

    上传用户:希酱大魔王

  • The C# program will solve the Tower of Hanoi for a given number of rings/disks/plates and display th

    The C# program will solve the Tower of Hanoi for a given number of rings/disks/plates and display the ring/disk/plate movement. The movement will be shown graphically

    标签: program display number plates

    上传时间: 2013-12-20

    上传用户:1966640071

  • Micro In-System Programmer Brief Installation Notes Enter the src directory. If uisp does not

    Micro In-System Programmer Brief Installation Notes Enter the src directory. If uisp does not compile successfully, add switch -DNO_DIRECT_IO in the Makefile to remove support for direct I/O port access (that may be necessary on non-PC architectures). Parallel port access should still work if you have the Linux ppdev driver (patch for 2.2.17 is in the kernel directory, ppdev is standard in 2.4 kernels). Please lobby Alan Cox to include this tiny little driver in 2.2.x too :). To make it type: make and to install it: make install If you have any further doubts, please consult UISP s homepage: http://www.nongnu.org/uisp/

    标签: Installation Programmer In-System directory

    上传时间: 2013-12-23

    上传用户:小儒尼尼奥