In the past decade, the size and complexity of manyFPGA designs exceeds the time and resourcesavailable to most design teams, making the use andreuse of Intellectual Property (IP) imperative.However, integrating numerous IP blocks acquiredfrom both internal and external sources can be adaunting challenge that often extends, rather thanshortens, design time. As today's designs integrateincreasing amounts of functionality, it is vital thatdesigners have access to proven, up-to-date IP fromreliable sources.
上传时间： 2013-11-11
上传用户：csgcd001
This application note describes the implementation of a two-dimensional Rank Order filter. Thereference design includes the RTL VHDL implementation of an efficient sorting algorithm. Thedesign is parameterizable for input/output precision, color standards, filter kernel size,maximum horizontal resolution, and implementation options. The rank to be selected can bemodified dynamically, and the actual horizontal resolution is picked up automatically from theinput synchronization signals. The design has a fully synchronous interface through the ce, clk,and rst ports.
上传时间： 2013-12-14
上传用户：逗逗666
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上传时间： 2013-11-23
上传用户：shen_dafa
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.
标签： Creating Machines Mentor State
上传时间： 2013-11-02
上传用户：xauthu
讨论、研究高性能覆铜板对它所用的环氧树脂的性能要求，应是立足整个产业链的角度去观察、分析。特别应从HDI多层板发展对高性能CCL有哪些主要性能需求上着手研究。HDI多层板有哪些发展特点，它的发展趋势如何——这都是我们所要研究的高性能CCL发展趋势和重点的基本依据。而HDI多层板的技术发展，又是由它的应用市场——终端电子产品的发展所驱动（见图1）。 图1 在HDI多层板产业链中各类产品对下游产品的性能需求关系图 1．HDI多层板发展特点对高性能覆铜板技术进步的影响1.1 HDI多层板的问世，对传统PCB技术及其基板材料技术是一个严峻挑战20世纪90年代初，出现新一代高密度互连（High Density Interconnection，简称为 HDI）印制电路板——积层法多层板（Build—Up Multiplayer printed board，简称为 BUM）的最早开发成果。它的问世是全世界几十年的印制电路板技术发展历程中的重大事件。积层法多层板即HDI多层板，至今仍是发展HDI的PCB的最好、最普遍的产品形式。在HDI多层板之上，将最新PCB尖端技术体现得淋漓尽致。HDI多层板产品结构具有三大突出的特征：“微孔、细线、薄层化”。其中“微孔”是它的结构特点中核心与灵魂。因此，现又将这类HDI多层板称作为“微孔板”。HDI多层板已经历了十几年的发展历程，但它在技术上仍充满着朝气蓬勃的活力，在市场上仍有着前程广阔的空间。
上传时间： 2013-11-19
上传用户：zczc
This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.
上传时间： 2014-01-24
上传用户：s363994250
a8259 可编程中断控制 altera提供 The a8259 is designed to simplify the implementation of the interrupt interface in 8088 and 8086 based microcomputer systems. The device is known as a programmable interrupt controller. The a8259 receives and prioritizes up to 8 interrupts, and in the cascade mode, this can be expanded up to 64 interrupts. An asynchronous reset and a clock input have been added to improve operation and reliability.
上传时间： 2015-01-02
上传用户：panpanpan
Accurate measurement of the third order intercept pointfor low distortion IC products such as the LT5514 requirescertain precautions to be observed in the test setup andtesting procedure. The LT5514 linearity performance ishigh enough to push the test equipment and test set-up totheir limits. A method for accurate measurement of thirdorder intermodulation products, IM3, with standard testequipment is outlined below.It is also important to correctly interpret the LT5514specification with respect to ROUT, and the impact ofdemo-board transmission-line termination loss whenevaluating the linearity performance, as explained in theLT5514 Datasheet and in Note 1 of this document.
上传时间： 2013-11-14
上传用户：l254587896
Cimatron E 7.0教程 使用Cimatron E 起草应用，建立部分或者组装图图表是可能的，由2D 风景组成。在画的每一个内有一条或更多床单，起草的符号和注释可能被增加并且编辑。 这些画图表包含象 起草标准那样的具体的特性，意见归因于，框架，模板等等。在各种各样的起草的概念将的这个练习过程中沿着边讨论Cimatron E的动态的能力。 1、打开一份起草的资料 Open up the Drafting application within Cimatron E. 2、现在起草应用的Cimatron 打开 资料在Cimatron E里使用起草被叫为一张画。 有一条床单的一张画被创造一份起草的资料自动创 造。 3、建立床单 一条床单包含一个一个模型，部分或者会议的2D 意见的布局。 除2D之外几何学建立使用 sketcher，起草符号，注释能被增加给床单。 无限的床单的数量能被归入一张画允许一象要求 的那样安排许多意见。
上传时间： 2013-10-21
上传用户：
Complete support for EBNF notation; Object-oriented parser design; C++ output; Deterministic bottom-up "shift-reduce" parsing; SLR(1), LALR(1) and LR(1) table construction methods; Automatic parse tree creation; Possibility to output parse tree in XML format; Verbose conflict diagnostics; Generation of tree traverse procedures
标签： Object-oriented Deterministic Complete notation
上传时间： 2014-11-29
上传用户：kr770906
