虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

power-on

  • 基于单片机AT89C51的MP3播放系统的设计方案

    提出一种基于单片机AT89C51SND1C的MP3播放系统的设计方案。单片机集成了专用的解码器,使用K9F1208闪存作为外存储器,放音电路采用CS4330,存储文件通过播放器上的USB接口设备从PC机上直接下载,液晶显示采用LCD1602。方案设计简单,性价比高,低功耗,易扩展。由于采用的是通用单片机实现的,可以很容易地移植到其他微控制器系统中,有很强的市场竞争能力和实用价值。 Abstract:  A MP3 player design based on microchip AT89C51SND1C was presented, which used K9F1208 Flash chip as the memory circuit and used CS4330 as play chip. Storage files were download from PC through USB interfaces player on the device,and the LCD/602 was used as display screen. This system had characteristics of simple design,low power,easy expand,low cost and high recognition. Using of universual microchip make it easy to transplant to other microcontrol system,and have strong market competitiom and practical value.

    标签: 89C C51 MP3 AT

    上传时间: 2014-12-27

    上传用户:佳期如梦

  • PCF2116系列LCD驱动器芯片简介及封装库

    1 FEATURES· Single chip LCD controller/driver· 1 or 2-line display of up to 24 characters per line, or2 or 4 lines of up to 12 characters per line· 5 ′ 7 character format plus cursor; 5 ′ 8 for kana(Japanese syllabary) and user defined symbols· On-chip:– generation of LCD supply voltage (external supplyalso possible)– generation of intermediate LCD bias voltages– oscillator requires no external components (externalclock also possible)· Display data RAM: 80 characters· Character generator ROM: 240 characters· Character generator RAM: 16 characters· 4 or 8-bit parallel bus or 2-wire I2C-bus interface· CMOS/TTL compatible· 32 row, 60 column outputs· MUX rates 1 : 32 and 1 : 16· Uses common 11 code instruction set· Logic supply voltage range, VDD - VSS: 2.5 to 6 V· Display supply voltage range, VDD - VLCD: 3.5 to 9 V· Low power consumption· I2C-bus address: 011101 SA0.

    标签: 2116 PCF LCD 驱动器芯片

    上传时间: 2013-11-08

    上传用户:laozhanshi111

  • 基于MSP430单片机和DS18B20的数字温度计

    为了在工业生产及过程控制中准确测量温度,设计了一种基于低功耗MSP430单片机的数字温度计。整个系统通过单片机MSP430F1121A控制DS18B20读取温度,采用数码管显示,温度传感器DS18B20与单片机之间通过串口进行数据传输。MSP430系列单片机具有超低功耗,且外围的整合性高,DS18B20只需一个端口即可实现数据通信,连接方便。通过多次实验证明,该系统的测试结果与实际环境温度一致,除了具有接口电路简单、测量精度高、误差小、可靠性高等特点外,其低成本、低功耗的特点使其拥有更广阔的应用前景。 Abstract:  In order to obtain accurate measuring temperature in industrial production and process control, a digital thermometer based on MSP430 MCU is designed. The system uses MSP430F1121A MCU to control DS18B20, and gets the temperature data, which is displayed on the LED. The temperature sensor DS18B20 and MCU transmit data through serial communication. MSP430 series has ultra-low power and high integration, DS18B20 only needs one port to achieve data communication. Through many experimental results prove, this system is consistent with actual environment temperature. The system has characteristics of interface circuit simple, high measuring accuracy, minor error, high reliability, besides, the characteristics of low cost and low power make it having vaster application prospect.

    标签: MSP 430 18B B20

    上传时间: 2013-10-16

    上传用户:wettetw

  • CAT93C46 器件数据手册

    The CAT93C46 is a 1 kb Serial EEPROM memory device which isconfigured as either 64 registers of 16 bits (ORG pin at VCC) or 128registers of 8 bits (ORG pin at GND). Each register can be written (orread) serially by using the DI (or DO) pin. The CAT93C46 features aself−timed internal write with auto−clear. On−chip Power−On Resetcircuit protects the internal logic against powering up in the wrongstate.

    标签: CAT 93C C46 93

    上传时间: 2013-11-20

    上传用户:ynzfm

  • SN65LBC170,SN75LBC170,pdf(TRIP

    The SN65LBC170 and SN75LBC170 aremonolithic integrated circuits designed forbidirectional data communication on multipointbus-transmission lines. Potential applicationsinclude serial or parallel data transmission, cabledperipheral buses with twin axial, ribbon, ortwisted-pair cabling. These devices are suitablefor FAST-20 SCSI and can transmit or receivedata pulses as short as 25 ns, with skew lessthan 3 ns.These devices combine three 3-state differentialline drivers and three differential input linereceivers, all of which operate from a single 5-Vpower supply.The driver differential outputs and the receiverdifferential inputs are connected internally to formthree differential input/output (I/O) bus ports thatare designed to offer minimum loading to the buswhenever the driver is disabled or VCC = 0. Theseports feature a wide common-mode voltage rangemaking the device suitable for party-lineapplications over long cable runs.

    标签: 170 LBC SN TRIP

    上传时间: 2013-10-13

    上传用户:ytulpx

  • AD9859芯片资料

    FEATURES400 MSPS internal clock speedIntegrated 10-bit DAC32-bit tuning wordPhase noise ≤ –120 dBc/Hz @ 1 kHz offset (DAC output)Excellent dynamic performance>75 dB SFDR @ 160 MHz (±100 kHz offset) AOUTSerial I/O control1.8 V power supplySoftware and hardware controlled power-down48-lead TQFP/EP packageSupport for 5 V input levels on most digital inputsPLL REFCLK multiplier (4× to 20×)Internal oscillator; can be driven by a single crystalPhase modulation capabilityMultichip synchronization

    标签: 9859 AD 芯片资料

    上传时间: 2014-12-04

    上传用户:axin881314

  • FET430PIF自制资料

    The MSP-FET430PIF is a Parallel Port interface (does not include target board) that is used to program and debug MSP430 FET tools and test boards through the JTAG interface. This interface is included in our FET tools, but sold without the development board. This interface uses a Parallel PC Port to communicate to the Debugger Software (IAR Kickstart software included) running on the PC. The interface uses the standard 14 pin header to communicate to the MSP430 device using the standard JTAG protocol. The flash memory can be erased and programmed in seconds with only a few keystrokes, and since the MSP430 flash is extremely low power, no external power supply is required. The tool has an integrated software environment and connects directly to the PC which greatly simplifies the set-up and use of the tool. The flash development tool supports development with all MSP430 flash parts. Features MSP430 debugging interface to connect a MSP430-Flash-device to a Parallel port on a PC Supports JTAG debug protocol (NO support for Spy-Bi-Wire (2-wire JTAG) debug protocol, Spy-Bi-Wire (2-wire JTAG) is supported by MSP-FET430UIF) Parallel Port cable and a 14-conductor target cable Full documentation on CD ROM Integrated IAR Kickstart user interface which includes: Assembler Linker Limulator Source-level debugger Limited C-compiler Technical specifications: Backwardly compatable with existing FET tool boards.

    标签: FET 430 PIF

    上传时间: 2013-10-26

    上传用户:fengweihao158@163.com

  • MSP430 USB JTAG自制资料

    The MSP-FET430U14 is a powerful flash emulation tool to quickly begin application development on the MSP430 MCU. It includes USB debugging interface used to program and debug the MSP430 in-system through the JTAG interface or the pin saving Spy Bi-Wire (2-wire JTAG) protocol. The flash memory can be erased and programmed in seconds with only a few keystrokes, and since the MSP430 flash is ultra-low power, no external power supply is required. The debugging tool interfaces the MSP430 to the included integrated software environment and includes code to start your design immediately.  The MSP-FET430UIF development tools supports development with all MSP430 flash devices

    标签: JTAG MSP 430 USB

    上传时间: 2013-10-28

    上传用户:13691535575

  • 看门狗电路的分析

    根据看门狗电路的原理,设计出简单适用、性能可靠的1TrL型看门狗电路以及价格低廉、性能可靠的微功耗CMOS型看门狗电路,同时还介绍了常用的uP监视器O型看门狗电路。关键词:看门狗电路;1TrL型;CMOS型Abstract:In accordance with the principle of WDT (Watch Dog Timer 1circuit,design a,IT.L type WTD circuit,it is a dimple an d applicable an d reliable on performanceo Design a CMOS type WTD circuit,it is low prices and mini-power consumption。Also the article describes a common uP type WTD circuit。Key word:WDT circuit;TFL type;CMOS typ e

    标签: 看门狗电路

    上传时间: 2013-11-05

    上传用户:685

  • Virtex-5, Spartan-DSP FPGAs Ap

    Virtex-5, Spartan-DSP FPGAs Application Note This application note demonstrates how efficient implementations of Digital Up Converters(DUC) and Digital Down Converters (DDC) can be done by leveraging the Xilinx DSP IPportfolio for increased productivity and reduced time to development. Step-by-step instruction is given on how to perform system-level trade off analysis and develop the most efficient FPGA implementation, thus allowing engineers a flexible, low-cost and low-power alternative to ASSP technologies.

    标签: Spartan-DSP Virtex FPGAs Ap

    上传时间: 2013-10-23

    上传用户:raron1989