虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

items

  • A C++ library which finds associations within sets of items, using a fast in-memory algorithm

    A C++ library which finds associations within sets of items, using a fast in-memory algorithm

    标签: associations algorithm in-memory library

    上传时间: 2015-04-27

    上传用户:bruce

  • Mining Association Rules between Sets of items in Large Databases

    Mining Association Rules between Sets of items in Large Databases,数据挖掘ERP,Apriori解释专用。

    标签: Association Databases between Mining

    上传时间: 2015-06-10

    上传用户:gtf1207

  • A robot that delivers items and performs errands in an oce environment needs to be able to navigat

    A robot that delivers items and performs errands in an oce environment needs to be able to navigate ro bustly

    标签: environment delivers performs errands

    上传时间: 2013-12-26

    上传用户:lo25643

  • We have a group of N items (represented by integers from 1 to N), and we know that there is some tot

    We have a group of N items (represented by integers from 1 to N), and we know that there is some total order defined for these items. You may assume that no two elements will be equal (for all a, b: a<b or b<a). However, it is expensive to compare two items. Your task is to make a number of comparisons, and then output the sorted order. The cost of determining if a < b is given by the bth integer of element a of costs (space delimited), which is the same as the ath integer of element b. Naturally, you will be judged on the total cost of the comparisons you make before outputting the sorted order. If your order is incorrect, you will receive a 0. Otherwise, your score will be opt/cost, where opt is the best cost anyone has achieved and cost is the total cost of the comparisons you make (so your score for a test case will be between 0 and 1). Your score for the problem will simply be the sum of your scores for the individual test cases.

    标签: represented integers group items

    上传时间: 2016-01-17

    上传用户:jeffery

  • changed to mark all items in Flash as read-only by default

    changed to mark all items in Flash as read-only by default

    标签: read-only changed default Flash

    上传时间: 2014-02-24

    上传用户:784533221

  • for[i=0 i<XtNumber[items] i++]{ label = XmCreateLabel[rowcolumn, items[i], NULL, 0] Xt

    for[i=0 i<XtNumber[items] i++]{ label = XmCreateLabel[rowcolumn, items[i], NULL, 0] XtManageChild[label] textf = XmCreateTextField[rowcolumn, "textf", NULL, 0] XtManageChild[textf] }

    标签: items XmCreateLabel rowcolumn XtNumber

    上传时间: 2017-03-25

    上传用户:123啊

  • s60菜单的应用,list menu items

    s60菜单的应用,list menu items

    标签: items list menu s60

    上传时间: 2014-01-24

    上传用户:lz4v4

  • Not finishet app from red NV items.

    Not finishet app from red NV items.

    标签: finishet items from Not

    上传时间: 2014-11-03

    上传用户:dbs012280

  • pci e PCB设计规范

    This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.  

    标签: pci PCB 设计规范

    上传时间: 2013-10-15

    上传用户:busterman

  • PICkit™ 2 Microcontrolle

    PICkit™ 2 Microcontroller Programmer USER’S GUIDE This chapter contains general information that will be useful to know before using thePICkit™ 2 Microcontroller Programmer. items discussed in this chapter include:• Document Layout• Conventions Used in this Guide• Warranty Registration• Recommended Reading• The Microchip Web Site• Development Systems Customer Change Notification Service• Customer Support• Document Revision History

    标签: Microcontrolle PICkit 8482

    上传时间: 2013-11-05

    上传用户:妄想演绎师