本文简单讨论并总结了VHDL、Verilog，System verilog 这三中语言的各自特点和区别As the number of enhancements to variousHardware Description Languages (HDLs) hasincreased over the past year, so too has the complexityof determining which language is best fora particular design. Many designers and organizationsare contemplating whether they shouldswitch from one HDL to another.
标签： Verilog verilog System VHDL
上传时间： 2013-10-16
上传用户：牛布牛
One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race conditions
上传时间： 2013-10-17
上传用户：tb_6877751
CAM350 为PCB 设计和PCB 生产提供了相应的工具（CAM350 for PCB designers 和CAM350 for CAM Engineers），很容易地把PCB设计和PCB生产融合起来。CAM350 v8.7的目标是在PCB设计和PCB制造之间架起一座桥梁随着如今电子产品的朝着小体积、高速度、低价格的趋势发展，导致了设计越来越复杂，这就要求精确地把设计数据转换到PCB生产加工中去。CAM350为您提供了从PCB设计到生产制程的完整流程，从PCB设计数据到成功的PCB生产的转化将变得高效和简化。基于PCB制造过程，CAM350为PCB设计和PCB生产提供了相应的工具（CAM350 for PCB designers和CAM350 for CAM Engineers），很容易地把PCB设计和PCB生产融合起来。平滑流畅地转换完整的工程设计意图到PCB生产中提高PCB设计的可生产性，成就成功的电子产品为PCB设计和制造双方提供有价值的桥梁作用CAM350是一款独特、功能强大、健全的电子工业应用软件。DOWNSTREAM开发了最初的基于PCB设计平台的CAM350，到基于整个生产过程的CAM350并且持续下去。CAM350功能强大，应用广泛，一直以来它的信誉和性能都是无与伦比的。 CAM350PCB设计的可制造性分析和优化工具今天的PCB 设计和制造人员始终处于一种强大的压力之下，他们需要面对业界不断缩短将产品推向市场的时间、品质和成本开销的问题。在48 小时，甚至在24 小时内完成工作更是很平常的事，而产品的复杂程度却在日益增加，产品的生命周期也越来越短，因此，设计人员和制造人员之间协同有效工作的压力也随之越来越大！随着电子设备的越来越小、越来越复杂，使得致力于电子产品开发每一个人员都需要解决批量生产的问题。如果到了完成制造之后发现设计失败了，则你将错过推向市场的大好时间。所有的责任并不在于制造加工人员，而是这个项目的全体人员。多年的实践已经证明了，你需要清楚地了解到有关制造加工方面的需求是什么，有什么方面的限制，在PCB设计阶段或之后的处理过程是什么。为了在制造加工阶段能够协同工作，你需要在设计和制造之间建立一个有机的联系桥梁。你应该始终保持清醒的头脑，记住从一开始，你的设计就应该是容易制造并能够取得成功的。CAM350 在设计领域是一个物有所值的制造分析工具。CAM350 能够满足你在制造加工方面的需求，如果你是一个设计人员，你能够建立你的设计，将任务完成后提交给产品开发过程中的下一步工序。现在采用CAM350，你能够处理面向制造方面的一些问题，进行一些简单地处理，但是对于PCB设计来说是非常有效的，这就被成为"可制造性(Manufacturable)"。可制造性设计(Designing for Fabrication)使用DFF Audit，你能够确保你的设计中不会包含任何制造规则方面的冲突(Manufacturing Rule Violations)。DFF Audit 将执行超过80 种裸板分析检查，包括制造、丝印、电源和地、信号层、钻孔、阻焊等等。建立一种全新的具有艺术特征的Latium 结构，运行DFF Audit 仅仅需要几分钟的时间，并具有很高的精度。在提交PCB去加工制造之间，就能够定位、标识并立刻修改所有的冲突，而不是在PCB板制造加工之后。DFF Audit 将自动地检查酸角(acid traps)、阻焊条(soldermask slivers)、铜条(copper slivers)、残缺热焊盘(starved thermals)、焊锡搭桥(soldermask coverage)等等。它将能够确保阻焊数据的产生是根据一定安全间距，确保没有潜在的焊锡搭桥的条件、解决酸角(Acid Traps)的问题，避免在任何制造车间的CAM部门产生加工瓶颈。
上传时间： 2013-11-23
上传用户：四只眼
Abstract: Specifications such as noise, effective number of bits (ENOB), effective resolution, and noise-free resolution inlarge part define how accurate an ADC really is. Consequently, understanding the performance metrics related to noise isone of the most difficult aspects of transitioning from a SAR to a delta-sigma ADC. With the current demand for higherresolution, designers must develop a better understanding of ADC noise, ENOB, effective resolution, and signal-to-noiseratio (SNR). This application note helps that understanding.
上传时间： 2013-10-16
上传用户：x18010875091
This unique guide to designing digital VLSI circuits takes a top-down approach, reflecting the natureof the design process in industry. Starting with architecture design, the book explains the why andhow of digital design, using the physics that designers need to know, and no more.Covering system and component aspects, design verification, VHDL modelling, clocking, signalintegrity, layout, electricaloverstress, field-programmable logic, economic issues, and more, thescope of the book is singularly comprehensive.
标签： Integrated Digital Circuit Design
上传时间： 2013-11-04
上传用户：life840315
designers of signal receiver systems often need to performcascaded chain analysis of system performancefrom the antenna all the way to the ADC. Noise is a criticalparameter in the chain analysis because it limits theoverall sensitivity of the receiver. An application’s noiserequirement has a signifi cant infl uence on the systemtopology, since the choice of topology strives to optimizethe overall signal-to-noise ratio, dynamic range andseveral other parameters. One problem in noise calculationsis translating between the various units used by thecomponents in the chain: namely the RF, IF/baseband,and digital (ADC) sections of the circuit.
上传时间： 2014-12-05
上传用户：cylnpy
Most circuit designers are familiar with diode dynamiccharacteristics such as charge storage, voltage dependentcapacitance and reverse recovery time. Less commonlyacknowledged and manufacturer specifi ed is diode forwardturn-on time. This parameter describes the timerequired for a diode to turn on and clamp at its forwardvoltage drop. Historically, this extremely short time, unitsof nanoseconds, has been so small that user and vendoralike have essentially ignored it. It is rarely discussed andalmost never specifi ed. Recently, switching regulator clockrate and transition time have become faster, making diodeturn-on time a critical issue. Increased clock rates aremandated to achieve smaller magnetics size; decreasedtransition times somewhat aid overall effi ciency but areprincipally needed to minimize IC heat rise. At clock speedsbeyond about 1MHz, transition time losses are the primarysource of die heating.
上传时间： 2013-10-10
上传用户：谁偷了我的麦兜
Radio Frequency Integrated Circuit Design I enjoyed reading this book for a number of reasons. One reason is that itaddresses high-speed analog design in the context of microwave issues. This isan advanced-level book, which should follow courses in basic circuits andtransmission lines. Most analog integrated circuit designers in the past workedon applications at low enough frequency that microwave issues did not arise.As a consequence, they were adept at lumped parameter circuits and often notcomfortable with circuits where waves travel in space. However, in order todesign radio frequency (RF) communications integrated circuits (IC) in thegigahertz range, one must deal with transmission lines at chip interfaces andwhere interconnections on chip are far apart. Also, impedance matching isaddressed, which is a topic that arises most often in microwave circuits. In mycareer, there has been a gap in comprehension between analog low-frequencydesigners and microwave designers. Often, similar issues were dealt with in twodifferent languages. Although this book is more firmly based in lumped-elementanalog circuit design, it is nice to see that microwave knowledge is brought inwhere necessary.Too many analog circuit books in the past have concentrated first on thecircuit side rather than on basic theory behind their application in communications.The circuits usually used have evolved through experience, without asatisfying intellectual theme in describing them. Why a given circuit works bestcan be subtle, and often these circuits are chosen only through experience. Forthis reason, I am happy that the book begins first with topics that require anintellectual approach—noise, linearity and filtering, and technology issues. Iam particularly happy with how linearity is introduced (power series). In therest of the book it is then shown, with specific circuits and numerical examples,how linearity and noise issues arise.
上传时间： 2014-12-23
上传用户：han_zh
The Circuit Designer’s Companion Second edition Tim Williams
标签： designers Companion Circuit PCB
上传时间： 2013-11-04
上传用户：fredguo
This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.
上传时间： 2013-10-15
上传用户：busterman
