本软件是关于MAX338, MAX339的英文数据手册:MAX338, MAX339 8通道/双4通道、低泄漏、CMOS模拟多路复用器 The MAX338/MAX339 are monolithic, CMOS analog multiplexers (muxes). The 8-channel MAX338 is designed to connect one of eight inputs to a common output by control of a 3-bit binary address. The dual, 4-channel MAX339 is designed to connect one of four inputs to a common output by control of a 2-bit binary address. Both devices can be used as either a mux or a demux. On-resistance is 400Ω max, and the devices conduct current equally well in both directions. These muxes feature extremely low off leakages (less than 20pA at +25°C), and extremely low on-channel leakages (less than 50pA at +25°C). The new design offers guaranteed low charge injection (1.5pC typ) and electrostatic discharge (ESD) protection greater than 2000V, per method 3015.7. These improved muxes are pin-compatible upgrades for the industry-standard DG508A and DG509A. For similar Maxim devices with lower leakage and charge injection but higher on-resistance, see the MAX328 and MAX329.
上传时间: 2013-11-12
上传用户:18711024007
This book is about the digital logic design of microprocessors. It is intended to provide both an understanding of the basic principles of digital logic design, and how these fundamental principles are applied in the building of complex microprocessor circuits using current technologies.
上传时间: 2013-10-14
上传用户:leyesome
中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
标签: UltraScale Xilinx 架构
上传时间: 2013-11-21
上传用户:wxqman
MP3 portable players are the trend in music-listening technology. These players do not includeany mechanical movements, thereby making them ideal for listening to music during any type ofactivity. MP3 is a digital compression technique based on MPEG Layer 3 which stores music ina lot less space than current CD technology. Software is readily available to create MP3 filesfrom an existing CD, and the user can then download these files into a portable MP3 player tobe enjoyed in almost any environment.
上传时间: 2013-11-23
上传用户:nanxia
PCB设计问题集锦 问:PCB图中各种字符往往容易叠加在一起,或者相距很近,当板子布得很密时,情况更加严重。当我用Verify Design进行检查时,会产生错误,但这种错误可以忽略。往往这种错误很多,有几百个,将其他更重要的错误淹没了,如何使Verify Design会略掉这种错误,或者在众多的错误中快速找到重要的错误。 答:可以在颜色显示中将文字去掉,不显示后再检查;并记录错误数目。但一定要检查是否真正属于不需要的文字。 问: What’s mean of below warning:(6230,8330 L1) Latium Rule not checked: COMPONENT U26 component rule.答:这是有关制造方面的一个检查,您没有相关设定,所以可以不检查。 问: 怎样导出jop文件?答:应该是JOB文件吧?低版本的powerPCB与PADS使用JOB文件。现在只能输出ASC文件,方法如下STEP:FILE/EXPORT/选择一个asc名称/选择Select ALL/在Format下选择合适的版本/在Unit下选Current比较好/点击OK/完成然后在低版本的powerPCB与PADS产品中Import保存的ASC文件,再保存为JOB文件。 问: 怎样导入reu文件?答:在ECO与Design 工具盒中都可以进行,分别打开ECO与Design 工具盒,点击右边第2个图标就可以。 问: 为什么我在pad stacks中再设一个via:1(如附件)和默认的standardvi(如附件)在布线时V选择1,怎么布线时按add via不能添加进去这是怎么回事,因为有时要使用两种不同的过孔。答:PowerPCB中有多个VIA时需要在Design Rule下根据信号分别设置VIA的使用条件,如电源类只能用Standard VIA等等,这样操作时就比较方便。详细设置方法在PowerPCB软件通中有介绍。 问:为什么我把On-line DRC设置为prevent..移动元时就会弹出(图2),而你们教程中也是这样设置怎么不会呢?答:首先这不是错误,出现的原因是在数据中没有BOARD OUTLINE.您可以设置一个,但是不使用它作为CAM输出数据. 问:我用ctrl+c复制线时怎设置原点进行复制,ctrl+v粘帖时总是以最下面一点和最左边那一点为原点 答: 复制布线时与上面的MOVE MODE设置没有任何关系,需要在右键菜单中选择,这在PowerPCB软件通教程中有专门介绍. 问:用(图4)进行修改线时拉起时怎总是往左边拉起(图5),不知有什么办法可以轻易想拉起左就左,右就右。答: 具体条件不明,请检查一下您的DESIGN GRID,是否太大了. 问: 好不容易拉起右边但是用(图6)修改线怎么改怎么下面都会有一条不能和在一起,而你教程里都会好好的(图8)答:这可能还是与您的GRID 设置有关,不过没有问题,您可以将不需要的那段线删除.最重要的是需要找到布线的感觉,每个软件都不相同,所以需要多练习。 问: 尊敬的老师:您好!这个图已经画好了,但我只对(如图1)一种的完全间距进行检查,怎么错误就那么多,不知怎么改进。请老师指点。这个图在附件中请老师帮看一下,如果还有什么问题请指出来,本人在改进。谢!!!!!答:请注意您的DRC SETUP窗口下的设置是错误的,现在选中的SAME NET是对相同NET进行检查,应该选择NET TO ALL.而不是SAME NET有关各项参数的含义请仔细阅读第5部教程. 问: U101元件已建好,但元件框的拐角处不知是否正确,请帮忙CHECK 答:元件框等可以通过修改编辑来完成。问: U102和U103元件没建完全,在自动建元件参数中有几个不明白:如:SOIC--》silk screen栏下spacing from pin与outdent from first pin对应U102和U103元件应写什么数值,还有这两个元件SILK怎么自动设置,以及SILK内有个圆圈怎么才能画得与该元件参数一致。 答:Spacing from pin指从PIN到SILK的Y方向的距离,outdent from first pin是第一PIN与SILK端点间的距离.请根据元件资料自己计算。
上传时间: 2014-01-03
上传用户:Divine
|Introduction Basic Concept Tips to layout Power circuit Type of Power circuit Basic Concept Maximum Current calculation Resistance of Copper ideal power supply & noise Capacitor & Inductor Power consumption Function of power circuit
上传时间: 2013-12-10
上传用户:JIEWENYU
Current design flow challenges
标签: Cosimulation_with_layout ADS 原理图 版图
上传时间: 2013-11-06
上传用户:jiangxiansheng
超导限流器作为非线性元件短路电流限制器,具有体积小、重量轻、损耗小的特点。饱和铁心型超导限流器(Saturated Iron Core Superconductive Fault Current Limiter--SICSFCL)作为超导限流器中具有技术优势,可适用于高压电网的限流器必将得到广泛应用,本文通过对SICSFCL工作原理分析,运用Ansoft软件搭建220 kV/800A型号的SICSFCL,分析其不同外部短路电流下工作特性。表明SICSFCL对于220 kV电网短路电流具有良好的限制作用,可满足电网中电气设备的安全可靠运行要求。
上传时间: 2013-11-12
上传用户:xiaohanhaowei
为了提高直接转矩控制(DTC)系统定子磁链估计精度,降低电流、电压测量的随机误差,提出了一种基于扩展卡尔曼滤波(EKF)实现异步电机转子位置和速度估计的方法。扩展卡尔曼滤波器是建立在基于旋转坐标系下由定子电流、电压、转子转速和其它电机参量所构成的电机模型上,将定子电流、定子磁链、转速和转子角位置作为状态变量,定子电压为输入变量,定子电流为输出变量,通过对磁链和转速的闭环控制提高定子磁链的估计精度,实现了异步电机的无速度传感器直接转矩控制策略,仿真结果验证了该方法的可行性,提高了直接转矩的控制性能。 Abstract: In order to improve the Direct Torque Control(DTC) system of stator flux estimation accuracy and reduce the current, voltage measurement of random error, a novel method to estimate the speed and rotor position of asynchronous motor based on extended Kalman filter was introduced. EKF was based on d-p axis motor and other motor parameters (state vector: stator current, stator flux linkage, rotor angular speed and position; input: stator voltage; output: staror current). EKF was designed for stator flux and rotor speed estimation in close-loop control. It can improve the estimated accuracy of stator flux. It is possible to estimate the speed and rotor position and implement asynchronous motor drives without position and speed sensors. The simulation results show it is efficient and improves the control performance.
上传时间: 2015-01-02
上传用户:qingdou
西门子建筑电器-电气安装技术部发行的各类产品样本:小型断路器、剩余电流保护断路器和模数化产品(中/ 英文)Miniature Circuit-Breakers, Residual Current Operated Circuit-Breakers and Modular Devices (Chinese/English)低压熔断器系统(中/ 英文)Fuse System (Chinese/English)雷击,过电压-不再是问题(中文)Thunderstorms - no problem (Chinese)西门子建筑电器目录(中文)Electrical Installation Technology Catalog (Chinese)终端配电保护产品(中文)5 IN 1 (Chinese)SIKUS 和 STAB UNIVERSAL 目录(中文)SIKUS and STAB UNIVERSAL Catalogue (Chinese)SIKUS HC 目录(中文)SIKUS HC Catalogue (Chinese)SentronTM 母线槽 (中文)SentronTM Busway System (Chinese)SentronTM 母线槽系统快速选型 (准备中) (中文)SentronTM Busway System quick selection (in preparing) (Chinese)建筑低压配电一体化解决方案-住宅小区应用(中文)Building LV PD Solution (Chinese)西门子 DELTA vista“远景”系列开关和插座价目表(中文)Delta vista Switch and Socket Pricelist (Chinese)instabus EIB 面向未来的楼宇智能控制系统(中文)instabus EIB (Chinese)instabus EIB 面向未来的楼宇智能控制系统技术手册 (准备中) (中文)instabus EIB technical handbook (in preparing) (Chinese)西门子电气安装技术业绩卓越(中/ 英文)ET Reference Manual (Chinese/English)
上传时间: 2013-11-23
上传用户:瓦力瓦力hong