虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

across

  • 驱动开发向导 I came across an article QuickSYS which implements an NT driver framework. That article demo

    驱动开发向导 I came across an article QuickSYS which implements an NT driver framework. That article demonstrates a MFC application that gets a project name as a parameter and creates Visual C++ workspace with NT driver framework. I decided to copy the NT driver framework source and to put it in the Visual Studio project wizard as seen above. This is simpler rather than running an external executable application that generates the code for you.

    标签: article implements framework QuickSYS

    上传时间: 2014-01-07

    上传用户:2467478207

  • Seamless handover across Heterogeneous Networks - An IEEE 802.21 Centric Approach.

    Seamless handover across Heterogeneous Networks - An IEEE 802.21 Centric Approach.

    标签: Heterogeneous Seamless Approach Networks

    上传时间: 2015-10-20

    上传用户:ippler8

  • Peer-to-Peer (P2P) communication across middleboxes

    Peer-to-Peer (P2P) communication across middleboxes

    标签: communication Peer-to-Peer middleboxes across

    上传时间: 2014-11-26

    上传用户:diets

  • Eigenface and Fisherface Performance across Pose

    Eigenface and Fisherface Performance across Pose

    标签: Performance Fisherface Eigenface across

    上传时间: 2013-11-27

    上传用户:anng

  • Video object matching across multiple independent views using local descriptors and adaptive learnin

    Video object matching across multiple independent views using local descriptors and adaptive learning文章描述了多摄像机系统下的目标检测与跟踪,和自学习方法。很有参考价值。

    标签: independent descriptors matching adaptive

    上传时间: 2014-01-18

    上传用户:chongcongying

  • 晶体振荡器设计,以满足您的应用

    Abstract: Quartz crystals are mechanical resonators with piezoelectric properties. The piezoelectricproperties (electric potential across the crystal is proportional to mechanical deformation) allow their use

    标签: 晶体振荡器

    上传时间: 2013-10-17

    上传用户:时代将军

  • pci e PCB设计规范

    This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.  

    标签: pci PCB 设计规范

    上传时间: 2013-10-15

    上传用户:busterman

  • 利用纤巧型负载点电路来简化电源电压的跟踪和排序

      Multiple-voltage electronics systems often requirecomplex supply voltage tracking or sequencing, whichif not met, can result in system faults or even permanentfailures in the fi eld. The design diffi culties in meetingthese requirements are often compounded in distributedpowerarchitectures where point-of-load (POL) DC/DCconverters or linear regulators are scattered across PCboard space, sometimes on different board planes. Theproblem is that power supply circuitry is often the lastcircuitry to be designed into the board, and it must beshoehorned into whatever little board real estate is left.Often, a simple, drop-in, fl exible solution is needed tomeet these requirements.

    标签: 负载点电路 电源电压 排序

    上传时间: 2013-10-08

    上传用户:15071087253

  • pci e PCB设计规范

    This document provides practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section provides an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.  

    标签: pci PCB 设计规范

    上传时间: 2014-01-24

    上传用户:s363994250

  • Libnet is a cross-platform library aimed at game developers. It has an abstract high level API, whic

    Libnet is a cross-platform library aimed at game developers. It has an abstract high level API, which encourages developers to make their games portable across platforms and network types

    标签: cross-platform developers abstract library

    上传时间: 2015-01-14

    上传用户:ghostparker