虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

Top-Level

  • 《器件封装用户向导》赛灵思产品封装资料

    Introduction to Xilinx Packaging Electronic packages are interconnectable housings for semiconductor devices. The major functions of the electronic packages are to provide electrical interconnections between the IC and the board and to efficiently remove heat generated by the device. Feature sizes are constantly shrinking, resulting in increased number of transistors being packed into the device. Today's submicron technology is also enabling large-scale functional integration and system-on-a-chip solutions. In order to keep pace with these new advancements in silicon technologies, semiconductor packages have also evolved to provide improved device functionality and performance. Feature size at the device level is driving package feature sizes down to the design rules of the early transistors. To meet these demands, electronic packages must be flexible to address high pin counts, reduced pitch and form factor requirements. At the same time,packages must be reliable and cost effective.

    标签: 封装 器件 用户 赛灵思

    上传时间: 2013-11-21

    上传用户:不懂夜的黑

  • PCB各层定义及描述

    TOP/BOTTOM SOLDER(顶层/底层阻焊绿油层):顶层/底层敷设阻焊绿油,以防止铜箔上锡,保持绝缘。在焊盘、过孔及本层非电气走线处阻焊绿油开窗。

    标签: PCB 定义

    上传时间: 2013-11-04

    上传用户:sy_jiadeyi

  • WP200-将Spartan-3 FPGA用作远程数码相机的低成本控制器

      The introduction of Spartan-3™ devices has createdmultiple changes in the evolution of embedded controldesigns and pushed processing capabilities to the “almostfreestage.” With these new FPGAs falling under $20, involume, with over 1 million system gates, and under $5for 100K gate-level units, any design with programmablelogic has a readily available 8- or 16-bit processor costingless than 75 cents and 32-bit processor for less than $1.50.

    标签: Spartan FPGA 200 WP

    上传时间: 2013-10-21

    上传用户:ligi201200

  • WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案

    WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案: High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs

    标签: Xilinx FPGA 409 DSP

    上传时间: 2013-10-21

    上传用户:huql11633

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    标签: Efficient Verilog Digital Coding

    上传时间: 2013-11-23

    上传用户:我干你啊

  • US Navy VHDL Modelling Guide

      This document was developed under the Standard Hardware and Reliability Program (SHARP) TechnologyIndependent Representation of Electronic Products (TIREP) project. It is intended for use by VHSIC HardwareDescription Language (VHDL) design engineers and is offered as guidance for the development of VHDL modelswhich are compliant with the VHDL Data Item Description (DID DI-EGDS-80811) and which can be providedto manufacturing engineering personnel for the development of production data and the subsequent productionof hardware. Most VHDL modeling performed to date has been concentrated at either the component level orat the conceptual system level. The assembly and sub-assembly levels have been largely disregarded. Under theSHARP TIREP project, an attempt has been made to help close this gap. The TIREP models are based upon lowcomplexity Standard Electronic Modules (SEM) of the format A configuration. Although these modules are quitesimple, it is felt that the lessons learned offer guidance which can readily be applied to a wide range of assemblytypes and complexities.

    标签: Modelling Guide Navy VHDL

    上传时间: 2013-11-20

    上传用户:pzw421125

  • FPGA设计重利用方法(Design Reuse Methodology)

      FPGAs have changed dramatically since Xilinx first introduced them just 15 years ago. In thepast, FPGA were primarily used for prototyping and lower volume applications; custom ASICswere used for high volume, cost sensitive designs. FPGAs had also been too expensive and tooslow for many applications, let alone for System Level Integration (SLI). Plus, the development

    标签: Methodology Design Reuse FPGA

    上传时间: 2013-11-01

    上传用户:shawvi

  • 怎样将PROTEL格式的文件转换为AUTOCAD格式并打印

      在国内Protel软件一直大受欢迎,从DOS时代的Protel3.3(Autotrax 1.61)到现在具有EDA Client/Server (客户/服务器)即C/S“框架”体系结构的Protel98,它始终是PCB设计和制造领域的大众化工具软件,成为电子设计工作者们的首选。       在规范化的设计管理中,设计文件图样必须遵守相应的国家标准,如《电子产品图样绘制规则》、《设计文件管理制图》和《印制板制图》等,而由于Protel软件都是英文版,因此无法直接打印出符合国家标准的图纸,要将图纸规范化常用的方式是套打,即先将符合国家标准的表和汉字等打在纸上,再将该纸放入打印机,用Protel软件将印制板图打印其上,形成符合标准的文件,但这种做法效率很低,而且图形常会打偏,有时甚至会打反,经笔者试验,找到了一种简便的方法,使印制板图转换为AUTOCAD格式,再在AUTOCAD里一次性打印出符合标准的图纸。

    标签: AUTOCAD PROTEL 文件转换 打印

    上传时间: 2013-11-01

    上传用户:杏帘在望

  • FPGA连接DDR2的问题讨论

    我采用XC4VSX35或XC4VLX25 FPGA来连接DDR2 SODIMM和元件。SODIMM内存条选用MT16HTS51264HY-667(4GB),分立器件选用8片MT47H512M8。设计目标:当客户使用内存条时,8片分立器件不焊接;当使用直接贴片分立内存颗粒时,SODIMM内存条不安装。请问专家:1、在设计中,先用Xilinx MIG工具生成DDR2的Core后,管脚约束文件是否还可更改?若能更改,则必须要满足什么条件下更改?生成的约束文件中,ADDR,data之间是否能调换? 2、对DDR2数据、地址和控制线路的匹配要注意些什么?通过两只100欧的电阻分别连接到1.8V和GND进行匹配 和 通过一只49.9欧的电阻连接到0.9V进行匹配,哪种匹配方式更好? 3、V4中,PCB LayOut时,DDR2线路阻抗单端为50欧,差分为100欧?Hyperlynx仿真时,那些参数必须要达到那些指标DDR2-667才能正常工作? 4、 若使用DDR2-667的SODIMM内存条,能否降速使用?比如降速到DDR2-400或更低频率使用? 5、板卡上有SODIMM的插座,又有8片内存颗粒,则物理上两部分是连在一起的,若实际使用时,只安装内存条或只安装8片内存颗粒,是否会造成信号完成性的影响?若有影响,如何控制? 6、SODIMM内存条(max:4GB)能否和8片分立器件(max:4GB)组合同时使用,构成一个(max:8GB)的DDR2单元?若能,则布线阻抗和FPGA的DCI如何控制?地址和控制线的TOP图应该怎样? 7、DDR2和FPGA(VREF pin)的参考电压0.9V的实际工作电流有多大?工作时候,DDR2芯片是否很烫,一般如何考虑散热? 8、由于多层板叠层的问题,可能顶层和中间层的铜箔不一样后,中间的夹层后度不一样时,也可能造成阻抗的不同。请教DDR2-667的SODIMM在8层板上的推进叠层?

    标签: FPGA DDR2 连接 问题讨论

    上传时间: 2013-10-21

    上传用户:jjq719719

  • PCB抄板密技

    第一步,拿到一块PCB,首先在纸上记录好所有元气件的型号,参数,以及位置,尤其是二极管,三机管的方向,IC缺口的方向。最好用数码相机拍两张元气件位置的照片。第二步,拆掉所有器件,并且将PAD孔里的锡去掉。用酒精将PCB清洗干净,然后放入扫描仪内,启动POHTOSHOP,用彩色方式将丝印面扫入,并打印出来备用。第三步,用水纱纸将TOP LAYER 和BOTTOM LAYER两层轻微打磨,打磨到铜膜发亮,放入扫描仪,启动PHOTOSHOP,用彩色方式将两层分别扫入。注意,PCB在扫描仪内摆放一定要横平树直,否则扫描的图象就无法使用。第四步,调整画布的对比度,明暗度,使有铜膜的部分和没有铜膜的部分对比强烈,然后将次图转为黑白色,检查线条是否清晰,如果不清晰,则重复本步骤。如果清晰,将图存为黑白BMP格式文件TOP.BMP和BOT.BMP。第五步,将两个BMP格式的文件分别转为PROTEL格式文件,在PROTEL中调入两层,如过两层的PAD和VIA的位置基本重合,表明前几个步骤做的很好,如果有偏差,则重复第三步。第六,将TOP。BMP转化为TOP。PCB,注意要转化到SILK层,就是黄色的那层,然后你在TOP层描线就是了,并且根据第二步的图纸放置器件。画完后将SILK层删掉。 第七步,将BOT。BMP转化为BOT。PCB,注意要转化到SILK层,就是黄色的那层,然后你在BOT层描线就是了。画完后将SILK层删掉。第八步,在PROTEL中将TOP。PCB和BOT。PCB调入,合为一个图就OK了。第九步,用激光打印机将TOP LAYER, BOTTOM LAYER分别打印到透明胶片上(1:1的比例),把胶片放到那块PCB上,比较一下是否有误,如果没错,你就大功告成了。

    标签: PCB 抄板

    上传时间: 2013-11-24

    上传用户:ynzfm