Verilog and VHDL状态机设计，英文pdf格式 State machine design techniques for Verilog and VHDL Abstract : Designing a SYNCHRONOUS finite state Another way of organizing a state machine (FSM) is a common task for a digital logic only one logic block as shown in engineer. This paper will discuss a variety of issues regarding FSM design using Synopsys Design Compiler . Verilog and VHDL coding styles will be 2.0 Basic HDL coding presented. Different methodologies will be compared using real-world examples.
上传时间： 2013-12-19
上传用户：change0329
Pipeline synchronization is a simple, low-cost, highbandwidth,highreliability solution to interfaces between SYNCHRONOUS and aSYNCHRONOUS systems, or between SYNCHRONOUS systems operating from different clocks.
标签： synchronization highreliability highbandwidth interfaces
上传时间： 2014-12-05
上传用户：l254587896
This paper presents several low-latency mixed-timing FIFO (first-in–first-out) interfaces designs that interface systems on a chip working at different speeds. The connected systems can be either SYNCHRONOUS or aSYNCHRONOUS. The designs are then adapted to work between systems with very long interconnect delays, by migrating a single-clock solution by Carloni et al. (1999, 2000, and 2001) (for “latency-insensitive” protocols) to mixed-timing domains. The new designs can be made arbitrarily robust with regard to metastability and interface operating speeds. Initial simulations for both latency and throughput are promising.
标签： mixed-timing low-latency interfaces first-out
上传时间： 2015-10-08
上传用户：dapangxie
Ideal for large low power (nanoWatt) and connectivity applications that benefit from the availability of four serial ports: double SYNCHRONOUS serial ports (I² C™ and SPI™ ) and double aSYNCHRONOUS (LIN capable) serial ports. Large amounts of RAM memory for buffering and FLASH program memory make it ideal for instrumentation panels, TCP/IP enabled embedded applications as well as metering and industrial control and monitoring applications. While operating up to 40 MHz, it is also backward software and hardware compatible with the PIC18F8720.
标签： connectivity applications availabilit nanoWatt
上传时间： 2016-02-04
上传用户：CHINA526
vhdl编写，8b—10b 编解码器设计 Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) SYNCHRONOUS clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding ASYNCHRONOUS active high reset initializes all logic Encoded data output 10-bit parallel encoded output valid 1 clock later Decoder: 8b/10b Decoder (file: 8b10b_dec.vhd) SYNCHRONOUS clocked inputs (latched on each clock rising edge) 10-bit parallel encoded data input ASYNCHRONOUS active high reset initializes all logic Decoded data, disparity and KO outputs 8-bit parallel unencoded output valid 1 clock later
上传时间： 2016-05-05
上传用户：gundamwzc
The module includes three sub_module:FDivider128,generates the 1/128 frequency, MD_Counter8Zero, generates the flute when the posedge, MD_Counter8One,generates the flute when the negedge.The aim of the module is to generate the mended miller code to be the source of the MillerDecode. 输入的数据以下降沿采样，有效输入范围为上升沿前一点，输入数据包括1 b0+有效数据+1 b0 Operating Rule: R_DATAUNCODE must be SYNCHRONOUS with R_ACTIVE
标签： MD_Counter sub_module 128 generates
上传时间： 2013-12-30
上传用户：Miyuki
This paper presents a low-power aSYNCHRONOUS implementation of the 80C51 microcontroller. It was realized in a 0.5 µ m CMOS process and it shows a power advantage of a factor 4 compared to a recent SYNCHRONOUS implementation in the same technology. The chip is fully bit compatible with the SYNCHRONOUS implementation, and timing compatible for external memory access. The circuit is a compiled VLSI-program, using Tangram as VLSI-programming language and the Tangram tool set to compile the design automatically to a standard-cell netlist. This design approach proves to be powerful enough to describe the microcontroller and derive an efficient implementation. Further, it offers the designer the possibility to explore various alternatives in the design space.
标签： microcontroller implementation aSYNCHRONOUS low-power
上传时间： 2016-06-07
上传用户：冇尾飞铊
-- DESCRIPTION : Shift register -- Type : univ -- Width : 4 -- Shift direction: right/left (right active high) -- -- CLK active : high -- CLR active : high -- CLR type : SYNCHRONOUS -- SET active : high -- SET type : SYNCHRONOUS -- LOAD active : high -- CE active : high -- SERIAL input : SI
标签： Shift right DESCRIPTION direction
上传时间： 2013-12-02
上传用户：gxrui1991
CRC码产生器与校验器程序 Features ： Executes in one clock cycle per data word Any polynomial from 4 to 32 bits Any data width from 1 to 256 bits Any initialization value SYNCHRONOUS or aSYNCHRONOUS reset
标签： polynomial Features Executes clock
上传时间： 2013-12-18
上传用户：Ants
In this project we analyze and design the minimum mean-square error (MMSE) multiuser receiver for uniformly quantized SYNCHRONOUS code division multiple access (CDMA) signals in additive white Gaussian noise (AWGN) channels.This project is mainly based on the representation of uniform quantizer by gain plus additive noise model. Based on this model, we derive the weight vector and the output signal-to-interference ratio (SIR) of the MMSE receiver. The effects of quantization on the MMSE receiver performance is characterized in a single parameter named 鈥漞quivalent noise variance鈥? The optimal quantizer stepsize which maximizes the MMSE receiver output SNR is also determined.
标签： mean-square multiuser receiver project
上传时间： 2014-11-21
上传用户：ywqaxiwang
