mixed-timing

This paper presents several low-latency mixed-timing FIFO (first-in–first-out) interfaces designs t

This paper presents several low-latency mixed-timing FIFO (first-in–first-out) interfaces designs that interface systems on a chip working at different speeds. The connected systems can be either synchronous or asynchronous. The designs are then adapted to work between systems with very long interconnect delays, by migrating a single-clock solution by Carloni et al. (1999, 2000, and 2001) (for “latency-insensitive” protocols) to mixed-timing domains. The new designs can be made arbitrarily robust with regard to metastability and interface operating speeds. Initial simulations for both latency and throughput are promising.

标签： mixed-timing low-latency interfaces first-out

上传时间： 2015-10-08

上传用户：dapangxie
Fpga Implementation Of Digital Timing Recovery In Software Radio Receiver

Fpga Implementation Of Digital Timing Recovery In Software Radio Receiver

标签： Implementation Recovery Receiver Software

上传时间： 2013-09-05

上传用户：panpanpan
This a GA implementation using binary and real coded variables. Mixed variables can be used. Constra

This a GA implementation using binary and real coded variables. Mixed variables can be used. Constraints can also be handled. All constraints must be greater-than-equal-to type (g >= 0) and normalized (see the sample problem in prob1 in objective()).

标签： variables implementation Constra binary

上传时间： 2015-03-16

上传用户：qiao8960
Carrier & Symbol Timing Recovery

Carrier & Symbol Timing Recovery

标签： Recovery Carrier Symbol Timing

上传时间： 2014-01-12

上传用户：蠢蠢66
The I2C Memory Model is a generic Proteus VSM model designed to model the timing and functionality o

The I2C Memory Model is a generic Proteus VSM model designed to model the timing and functionality of I2C memory devices from a wide range of manufacturers.

标签： model functionality designed Proteus

上传时间： 2015-04-25

上传用户：Divine
Fpga Implementation Of Digital Timing Recovery In Software Radio Receiver

Fpga Implementation Of Digital Timing Recovery In Software Radio Receiver

标签： Implementation Recovery Receiver Software

上传时间： 2015-05-10

上传用户：talenthn
crack for ModelSim, a Verilog, VHDL and mixed VHDL / Verilog CAD simulator for FPGA, board and IC de

crack for ModelSim, a Verilog, VHDL and mixed VHDL / Verilog CAD simulator for FPGA, board and IC design.

标签： Verilog VHDL and for

上传时间： 2015-07-10

上传用户：15736969615
Symbol Timing Tracking Using Early-Late Techniques by matlab

Symbol Timing Tracking Using Early-Late Techniques by matlab

标签： Early-Late Techniques Tracking Symbol

上传时间： 2014-11-25

上传用户：zyt
The Simulation Symbol Timing Synchronization using Matlab

The Simulation Symbol Timing Synchronization using Matlab

标签： Synchronization Simulation Matlab Symbol

上传时间： 2013-12-29

上传用户：515414293
* KeyDebounce Accept new key reading, handle timing for debounce & slew * KeyId Report which key i

* KeyDebounce Accept new key reading, handle timing for debounce & slew * KeyId Report which key is currently pressed * KeySlewTimeSet Accept slew time for key currently pressed

标签： KeyDebounce key debounce reading

上传时间： 2013-12-17

上传用户：妄想演绎师