虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

Processors

  • C algorithms for realtime Digital Signal Processors

    C algorithms for realtime Digital Signal Processors

    标签: algorithms Processors realtime Digital

    上传时间: 2013-11-28

    上传用户:1966640071

  • INTRODUCTION TO DSP Processors LABORATORY INSTRUCTION LAB GUIDLINES

    INTRODUCTION TO DSP Processors LABORATORY INSTRUCTION LAB GUIDLINES

    标签: INTRODUCTION INSTRUCTION Processors LABORATORY

    上传时间: 2013-12-20

    上传用户:BOBOniu

  • While faster Processors, larger memory, and powerful graphics are fundamental requirements for works

    While faster Processors, larger memory, and powerful graphics are fundamental requirements for workstations, users are also demanding a low-cost, solution-based approach wrapped around a standards-based technology. The Sun UltraTM 20 Workstation, which leverages the AMD OpteronTM processor with Direct Connect Architecture based on AMD64 technology, provides multiple operating system choices and leading nVidia graphics, delivers a platform that offers flexibility and performance in a cost-effective package with solutions to benefit customers across the board.

    标签: requirements fundamental Processors graphics

    上传时间: 2017-08-17

    上传用户:zhaiye

  • C/C++ Compiler and Library Manual for Blackfin Processors

    C/C++ Compiler and Library Manual for Blackfin Processors

    标签: Processors Compiler Blackfin Library

    上传时间: 2017-08-21

    上传用户:vodssv

  • LTC1099基于PC的数据采集板实现

    A complete design for a data acquisition card for the IBM PC is detailed in this application note. Additionally, C language code is provided to allow sampling of data at speed of more than 20kHz. The speed limitation is strictly based on the execution speed of the "C" data acquisition loop. A "Turbo" XT can acquire data at speeds greater than 20kHz. Machines with 80286 and 80386 Processors can go faster than 20kHz. The computer that was used as a test bed in this application was an XT running at 4.77MHz and therefore all system timing and acquisition time measurements are based on a 4.77MHz clock speed.

    标签: 1099 LTC 数据 采集板

    上传时间: 2013-10-29

    上传用户:BOBOniu

  • P54C-VR奔腾(R)微处理器的电源模块

      Providing power for the Pentium® microprocessor family isnot a trivial task by any means. In an effort to simplify thistask we have developed a new switching regulator controlcircuit and a new linear regulator to address the needs ofthese Processors. Considerable time has been spent developingan optimized decoupling network. Here are severalcircuits using the new LTC®1266 synchronous buck regulatorcontrol chip and the LT®1584 linear regulator toprovide power for Pentium Processors and Pentium VREProcessors. The Pentium processor has a supply requirementof 3.3V ±5%. The Pentium VRE processor requires3.500V ±100mV.

    标签: C-VR 54 奔腾 微处理器

    上传时间: 2013-11-01

    上传用户:名爵少年

  • 基于瑞萨电子微控制器的温度控制系统设计

      为了提高传统温度控制系统的性能,将PID控制理论与嵌入式系统相结合,采用瑞萨电子公司的H8S/2166作为核心处理器,AD公司的AD7705以及热敏电阻温度传感器作为温度检测单元,利用4×6小键盘、LCD显示器和S1D13305液晶控制器达到良好的人机交互,设计出了一个应用于化工领域的嵌入式实时温度控制系统。相比于传统温度控制系统,该系统提供了更强的计算能力和可扩展能力,采用增量PID控制算法实现复杂控制。通过实验,该系统能达到0.1 ℃的温度控制精度以及小于120 s的温度稳定时间。   Abstract:   In order to improve the performance of conventional temperature control system, combining PID control theory with embedded systems, using the Renesas Electronics Corp. H8S/2166 micro-controller as a core Processors, AD7705 and thermistor temperature sensor as a temperature detection unit and 4×6 small keyboard, LCD and S1D13305 LCD controller as a good human-computer interaction, this paper designed an embedded real-time temperature control system which is applied in chemical industry. Compared with conventional temperature control system, this system provides more computing power and extensibility, and adopts PID control algorithm for complex control. Through the experiment, the system can reach temperature control accuracy of 0.1 ℃ and temperature stabilization time of less than 120 seconds.

    标签: 瑞萨电子 微控制器 温度控制 系统设计

    上传时间: 2014-12-26

    上传用户:003030

  • 基于C8051F020和Zigbee的汽车测试系统设计

    以C8051F020为核心处理器,设计无线传感器网络数据采集系统。系统采用SZ05-ADV型无线通讯模块组建Zigbee无线网络,结合嵌入式系统的软硬件技术,完成终端节点的8路传感器信号的数据采集。现场8路信号通过前端处理后,分别送入C8051F020的12位A/D转换器进行转换。经过精确处理、存储后的现场数据,通过Zigbee无线网络传送到上位机,系统可达到汽车试验中无线测试的目的。 Abstract:  This paper designs a wireless sensor network system for data acquisition with C8051F020 as core Processors.The system used SZ05-ADV wireless communication module,set up a Zigbee wireless network, combined with hardware and software technologies of embedded systems,completed the end-node 8-locale sensor signal data acquisition.Eight locale signals were sent separately into the 12-bit ADC of C8051F020 for conversion through front treatment.After accurate processing and storage,the locale data was transmitted to the host computer through Zigbee wireless.The system achieves the purpose of wireless testing in vehicle trial.

    标签: C8051F020 Zigbee 汽车测试 系统设计

    上传时间: 2013-11-23

    上传用户:dsgkjgkjg

  • LLCR Pin Socket Testing with t

    LLCR Pin Socket Testing with the Model 3732 High Density Matrix Card Computer Processors (CPUs) today have come a long way from the computer Processors of the past. They draw more power, run at lower voltages, and have more pins than ever before.

    标签: Testing Socket LLCR with

    上传时间: 2013-10-24

    上传用户:whenfly

  • MPC106 PCI Bridge/Memory Contr

    In this document, the term Ô60xÕ is used to denote a 32-bit microprocessor from the PowerPC architecture family that conforms to the bus interface of the PowerPC 601ª, PowerPC 603ª, or PowerPC 604 microProcessors. Note that this does not include the PowerPC 602ª microprocessor which has a multiplexed address/data bus. 60x Processors implement the PowerPC architecture as it is speciÞed for 32-bit addressing, which provides 32-bit effective (logical) addresses, integer data types of 8, 16, and 32 bits,and ßoating-point data types of 32 and 64 bits (single-precision and double-precision).1.1 Overview The MPC106 provides an integrated high-bandwidth, high-performance, TTL-compatible interface between a 60x processor, a secondary (L2) cache or additional (up to four total) 60x Processors, the PCI bus,and main memory. This section provides a block diagram showing the major functional units of the 106 and describes brießy how those units interact.Figure 1 shows the major functional units within the 106. Note that this is a conceptual block diagram intended to show the basic features rather than an attempt to show how these features are physically implemented on the device.

    标签: Bridge Memory Contr MPC

    上传时间: 2013-10-08

    上传用户:18711024007