The 87LPC76X Microcontroller combines in a small package thebenefits of a high-performance microcontroller with on-boardhardware supporting the Inter-Integrated Circuit (I2C) bus interface.The 87LPC76X can be programmed both as an I2C bus master, aslave, or both. An overview of the I2C bus and description of the bussupport hardware in the 87LPC76X microcontrollers appears inapplication note AN464, Using the 87LPC76X Microcontroller as anI2C Bus Master. That application note includes a programmingexample, demonstrating a bus-master code. Here we show anexample of programming the microcontroller as an I2C slave.The code listing demonstrates communications routines for the87LPC76X as a slave on the I2C bus. It compliments the program inAN464 which demonstrates the 87LPC76X as an I2C bus master.One may demonstrate two 87LPC76X devices communicating witheach other on the I2C bus, using the AN464 code in one, and theprogram presented here in the other. The examples presented hereand in AN464 allow the 87LPC76X to be either a master or a slave,but not both. Switching between master and slave roles in amultimaster environment is described in application note AN435.The software for a slave on the bus is relatively simple, as theprocessor plays a relatively passive role. It does not initiate bustransfers on its own, but responds to a master initiating thecommunications. This is true whether the slave receives or transmitsdata—transmission takes place Only as a response to a busmaster’s request. The slave does not have to worry about arbitrationor about devices which do not acknowledge their address. As theslave is not supposed to take control of the bus, we do not demandit to resolve bus exceptions or “hangups”. If the bus becomesinactive the processor simply withdraws, not interfering with themaster (or masters) on the bus which should (hopefully) try toresolve the situation.
上传时间： 2013-11-19
上传用户：shirleyYim
MPC7400 Part Number SpeciÞcationThis document describes part number speciÞc changes to recommended operating conditions and revised electrical speciÞcations,as applicable, from those described in the generalMPC7400 Hardware SpeciÞcations.SpeciÞcations provided in this Part Number SpeciÞcation supersede those in theMPC7400 Hardware SpeciÞcationsdated 9/99(order #: MPC7400EC/D) for these part numbers Only; speciÞcations not addressed herein are unchanged. This document isfrequently updated, refer to the website at http://www.mot.com/SPS/PowerPC/ for the latest version.Note that headings and table numbers in this data sheet are not consecutively numbered. They are intended to correspond to theheading or table affected in the general hardware speciÞcation.
上传时间： 2014-12-28
上传用户：huyahui
Presents short and simple I2C software routines that support Onlyslave (rather than master or master & slave) operation and an ASMdemonstration program. The slave-Only software in this app notecomplements the master mode software presented in AN464, Usingthe 87LPC76X microcontroller as an I2C bus master.
上传时间： 2013-11-22
上传用户：1039312764
This document describes part number speciÞc changes to recommended operating conditions and revised electrical speciÞcations,as applicable, from those described in the generalMPC7400 Hardware SpeciÞcations.SpeciÞcations provided in this Part Number SpeciÞcation supersede those in theMPC7400 Hardware SpeciÞcationsdated 9/99(order #: MPC7400EC/D) for these part numbers Only; speciÞcations not addressed herein are unchanged. This document isfrequently updated, refer to the website at http://www.mot.com/SPS/PowerPC/ for the latest version.Note that headings and table numbers in this data sheet are not consecutively numbered. They are intended to correspond to theheading or table affected in the general hardware speciÞcation.Part numbers addressed in this document are listed in Table A. For more detailed ordering information see Table B.
上传时间： 2013-11-19
上传用户：qiaoyue
winCE msdn讲座 XP Embedded Now and the future Windows XP Embedded Developmentand Deployment Model OverviewWindows XP Embedded Component ModelWindows XP Embedded Studio Tools Microsoft WindowsXP Embedded Product Highlights Componentized version of Windows XP Professional~ 12,000 components and updates as of Service Pack 2Flexible localizationSame binaries and API as Windows XP ProfessionalHotfixes and service packsEmbedded Enabling FeaturesRuns on standard PC hardwareSupports boot on hard drives, compact flash, DiskOnChipand read-Only mediaSupport for remote install and remote bootHeadless device and remote management supportIntegration with Microsoft management tools
上传时间： 2013-10-31
上传用户：jrsoft
The AT89C52 is a low-power, high-performance CMOS 8-bit microcomputer with 8Kbytes of Flash programmable and erasable read Only memory (PEROM). The deviceis manufactured using Atmel’s high-density nonvolatile memory technology and iscompatible with the industry-standard 80C51 and 80C52 instruction set and pinout.The on-chip Flash allows the program memory to be reprogrammed in-system or by aconventional nonvolatile memory programmer. By combining a versatile 8-bit CPUwith Flash on a monolithic chip, the Atmel AT89C52 is a powerful microcomputerwhich provides a highly-flexible and cost-effective solution to many embedded controlapplications.
上传时间： 2013-11-10
上传用户：1427796291
存储器技术.doc 计算机的主存储器（Main Memory），又称为内部存储器，简称为内存。内存实质上是一组或多组具备数据输入输出和数据存储功能的集成电路。内存的主要作用是用来存放计算机系统执行时所需要的数据，存放各种输入、输出数据和中间计算结果，以及与外部存储器交换信息时作为缓冲用。由于CPU只能直接处理内存中的数据 ，所以内存是计算机系统中不可缺少的部件。内存的品质直接关系到计算机系统的速度、稳定性和兼容性。 4.1 存储器类型计算机内部存储器有两种类型，一种称为只读存储器ROM（Read Only Memiry），另一种称为随机存储器RAM（Random Access Memiry）。 4.1.1 只读存储器只读存储器ROM主要用于存放计算机固化的控制程序，如主板的BIOS程序、显卡BIOS控制程序、硬盘控制程序等。ROM的典型特点是：一旦将数据写入ROM中后，即使在断电的情况下也能够永久的保存数据。从使用上讲，一般用户能从ROM中读取数据，而不能改写其中的数据。但现在为了做一日和尚撞一天钟于软件或硬件程序升级，普通用户使用所谓的闪存（Flash Memiry）也可以有条件地改变ROM中的数据。有关只读存储器ROM的内容将在第11章中介绍，本章主要介绍随机存储器。4.1.2 随机存取存储器随机存取存储器RAM的最大特点是计算机可以随时改变RAM中的数据，并且一旦断电，TAM中数据就会立即丢失，也就是说，RAM中的数据在断电后是不能保留的。从用于制造随机存取存储器的材料上看，RAM又可分为静态随机存储器SRAM（Static RAM）和动态随机存储器DRAM（Dymamic RAM）两种。1. 动态随机存储器在DRAM中数据是以电荷的形式存储在电容上的，充电后电容上的电压被认为是逻辑上的“1”，而放电后的电容上的电压被认为是逻辑上的“0”认。为了减少存储器的引脚数，就反存储器芯片的每个基本单元按行、列矩阵形式连接起来，使每个存储单元位于行、列的交叉点。这样每个存储单元的地址做一日和尚撞一天钟可以用位数较少的行地址和列地址两个部分表示，在对每个单元进行读写操作时，就可以采用分行、列寻址方式写入或读出相应的数据，如图4－1所示。 由于电容充电后，电容会缓慢放电，电容 上的电荷会逐渐
标签： 存储器
上传时间： 2014-01-10
上传用户：18752787361
UART 4 UART参考设计，Xilinx提供VHDL代码 uart_vhdl This zip file contains the following folders: \vhdl_source -- Source VHDL files: uart.vhd - top level file txmit.vhd - transmit portion of uart rcvr.vhd - - receive portion of uart \vhdl_testfixture -- VHDL Testbench files. This files Only include the testbench behavior, they do not instantiate the DUT. This can easily be done in a top-level VHDL file or a schematic. This folder contains the following files: txmit_tb.vhd -- Test bench for txmit.vhd. rcvr_tf.vhd -- Test bench for rcvr.vhd.
上传时间： 2013-11-07
上传用户：jasson5678
The NCV7356 is a physical layer device for a single wire data linkcapable of operating with various Carrier Sense Multiple Accesswith Collision Resolution (CSMA/CR) protocols such as the BoschController Area Network (CAN) version 2.0. This serial data linknetwork is intended for use in applications where high data rate is notrequired and a lower data rate can achieve cost reductions in both thephysical media components and in the microprocessor and/ordedicated logic devices which use the network.The network shall be able to operate in either the normal data ratemode or a high-speed data download mode for assembly line andservice data transfer operations. The high-speed mode is Onlyintended to be operational when the bus is attached to an off-boardservice node. This node shall provide temporary bus electrical loadswhich facilitate higher speed operation. Such temporary loads shouldbe removed when not performing download operations.The bit rate for normal communications is typically 33 kbit/s, forhigh-speed transmissions like described above a typical bit rate of83 kbit/s is recommended. The NCV7356 features undervoltagelockout, timeout for faulty blocked input signals, output blankingtime in case of bus ringing and a very low sleep mode current.
上传时间： 2013-10-24
上传用户：s蓝莓汁
U 盘作为一种便利的存储设备，可以应用于嵌入式系统中，其应用的基础就是对Linux 的USB Mass Storage 驱动的裁剪，以获得所需的简化的驱动程序。分析了Linux 下的USB mass storage 协议，简化系统中所不需要的代码，使其仅支持基于Bulk-Only 传输模式下的ATAPI 协议的存储设备，从而使嵌入式系统更加精简，对USB mass storage 驱动程序进行了裁剪。经过裁剪的USB Mass Storage 驱动程序移植到三星公司的QT2410E 开发板上并取得成功。
上传时间： 2013-11-23
上传用户：wfl_yy
