基于FPGA的I2C总线模拟,采用verilog HDL语言编写。- Based on the FPGA I2C main line simulation, uses verilog the HDL language compilation.
发送: “MPS新能源” 获取验证码,验证成功后下载文件。