vhdl-AMS

vhdl-AMS是VHDL的一个分支，它支持模拟、数字、数模混合电路系统的建模与仿真。

《VHDL实用教程》完整版

VHDL入门者值得学习!

标签： VHDL 实用教程

上传时间： 2014-01-13

上传用户：lo25643
VHDl实用教程(潘_松_王国栋_编著)

VHDL教程

标签： VHDl 实用教程

上传时间： 2013-11-11

上传用户：2404
vhdl 与数字电路设计

VHDL程序讲解，配合实例，适合初学者，大学期间可用

标签： vhdl 数字电路设计

上传时间： 2013-11-17

上传用户：851197153
The VHDL Cookbook (VHDL编码书籍)

The VHDL Cookbook是是VHDL编码书籍。

标签： VHDL Cookbook The 编码

上传时间： 2013-11-13

上传用户：zhengjian
ZBT SRAM控制器参考设计,xilinx提供VHDL代码

ZBT SRAM控制器参考设计,xilinx提供VHDL代码 Description: Contains the following files readme.txt appnote_zbtp.vhd appnote_zbtf.vhd appnote_zbt.ucf Platform: All Installation/Use: Use 'unzip' on the .zip file and 'gunzip' followed by 'tar -xvf' on the .tar.gz file.

标签： xilinx SRAM VHDL ZBT

上传时间： 2013-11-24

上传用户：31633073
USB接口控制器参考设计,xilinx提供VHDL代码 us

USB接口控制器参考设计,xilinx提供VHDL代码 usb xilinx vhdl ; This program is free software; you can redistribute it and/or modify ; it under the terms of the GNU General Public License as published by ; the Free Software Foundation; either version 2 of the License, or ; (at your option) any later version. ; ; This program is distributed in the hope that it will be useful, ; but WITHOUT ANY WARRANTY; without even the implied warranty of ; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the ; GNU General Public License for more details. ; ; You should have received a copy of the GNU General Public License ; along with this program; if not, write to the Free Software ; Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.

标签： xilinx VHDL USB us

上传时间： 2013-10-12

上传用户：windgate
ref sdr sdram vhdl代码

ref-sdr-sdram-vhdl代码 SDR SDRAM Controller v1.1 readme.txt This readme file for the SDR SDRAM Controller includes information that was not incorporated into the SDR SDRAM Controller White Paper v1.1. The PLL is targeted at APEX(TM) devices. Please regenerate for your chosen architecture. Last updated September, 2002 Copyright ?2002 Altera Corporation. All rights reserved.

标签： sdram vhdl ref sdr

上传时间： 2013-11-13

上传用户：takako_yang
UART 4 UART参考设计，Xilinx提供VHDL代码

UART 4 UART参考设计，Xilinx提供VHDL代码 uart_vhdl This zip file contains the following folders: \vhdl_source -- Source VHDL files: uart.vhd - top level file txmit.vhd - transmit portion of uart rcvr.vhd - - receive portion of uart \vhdl_testfixture -- VHDL Testbench files. This files only include the testbench behavior, they do not instantiate the DUT. This can easily be done in a top-level VHDL file or a schematic. This folder contains the following files: txmit_tb.vhd -- Test bench for txmit.vhd. rcvr_tf.vhd -- Test bench for rcvr.vhd.

标签： UART Xilinx VHDL 参考设计

上传时间： 2013-11-07

上传用户：jasson5678
各种功能的计数器实例（VHDL源代码）

各种功能的计数器实例（VHDL源代码）:

标签： VHDL 计数器源代码

上传时间： 2013-10-16

上传用户：bjgaofei
各种功能的计数器实例（VHDL源代码）

各种功能的计数器实例（VHDL源代码）:ENTITY counters IS PORT ( d : IN INTEGER RANGE 0 TO 255; clk : IN BIT; clear : IN BIT; ld : IN BIT; enable : IN BIT; up_down : IN BIT; qa : OUT INTEGER RANGE 0 TO 255; qb : OUT INTEGER RANGE 0 TO 255; qc : OUT INTEGER RANGE 0 TO 255; qd : OUT INTEGER RANGE 0 TO 255; qe : OUT INTEGER RANGE 0 TO 255; qf : OUT INTEGER RANGE 0 TO 255; qg : OUT INTEGER RANGE 0 TO 255; qh : OUT INTEGER RANGE 0 TO 255; qi : OUT INTEGER RANGE 0 TO 255;

标签： VHDL 计数器源代码

上传时间： 2014-11-30

上传用户：半熟1994