中文版详情浏览：http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
标签： UltraScale Xilinx 架构
上传时间： 2013-11-13
上传用户：瓦力瓦力hong
This white paper discusses how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to market. This allows FPGA users to design their own customized safety controllers and provides a significant competitive advantage over traditional microcontroller or ASIC-based designs. Introduction The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas around machines such as fast-moving robots, and distributed control systems in process automation equipment such as those used in petrochemical plants. The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of electrical/electronic/programmable electronic safety-related systems,” is understood as the standard for designing safety systems for electrical, electronic, and programmable electronic (E/E/PE) equipment. This standard was developed in the mid-1980s and has been revised several times to cover the technical advances in various industries. In addition, derivative standards have been developed for specific markets and applications that prescribe the particular requirements on functional safety systems in these industry applications. Example applications include process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC 62304), automotive (ISO 26262), power generation, distribution, and transportation. 图Figure 1. Local Safety System
上传时间： 2013-11-05
上传用户：维子哥哥
This application note describes how the existing dual-port block memories in the Spartan™-IIand Virtex™ families can be used as Quad-Port memories. This essentially involves a dataaccess time (halved) versus functionality (doubled) trade-off. The overall bandwidth of the blockmemory in terms of bits per second will remain the same.
上传时间： 2013-11-08
上传用户：lou45566
Xilinx Next Generation 28 nm FPGA Technology Overview Xilinx has chosen 28 nm high-κ metal gate (HKMG) highperformance,low-power process technology and combined it with a new unified ASMBL™ architecture to create a new generation of FPGAs that offer lower power and higher performance. These devices enable unprecedented levels of integration and bandwidth and provide system architects and designers a fully programmable alternative to ASSPs and ASICs.
上传时间： 2014-12-28
上传用户：zhang97080564
摘 要： 针对非同分布的Nakagami信道，基于矩生成函数MGF(Moment Generation Function)的分析方法，提出正交空时分组码系统STBC(Space-Time Block Coding)的一种快速性能评估算法，不需要涉及超几何函数积分运算，可在中高信噪比时，快速准确地估计STBC系统的符号错误概率性能。在平坦瑞利衰落信道下的计算机仿真表明，该算法与已有的STBC系统的近似估计算法相比，具有较优的性能。 关键词： 正交空时分组码； MIMO； MGF； 误符号率
上传时间： 2014-12-29
上传用户：如果你也听说
FTTx network architectureThe core technology of optical chips in the FTTx transceiversThe core technology of optical transceiver in FTTxThe trend of Next-generation optical transceiver Technology for FTTx
上传时间： 2013-10-20
上传用户：yoleeson
特点 最高輸入頻率 10KHz 显示范围0-9999（一段设定）0至999999累积量 计数速度 50/10000脈波/秒可选择 输入脈波具有预设刻度功能 累积量同步（批量）或非同步（批次）计数可选择 数位化指拨设定操作简易 计数暂时停止功能 1组报警功能 2:主要規格 脈波輸入型式: Jump-pin selectable current sourcing(NPN) or current sinking (PNP) 脉波触发电位: HI bias (CMOS) (VIH=7.5V, VIL=5.5V) LO bias (TTL) (VIH=3.7V, VIL=2.0V) 最高输入频率: <10KHz (up,down,up/down mode) 输出动作时间 : 0.1 to 99.9 second adjustable 输出复归方式: Manual(N) or automatic (R or C) can be modif 继电器容量: AC 250V-5A, DC 30V-7A 显示值范围: 0-9999（PV,SV） 0-999999(TV) 显示幕: Red high efficiency LEDs high 7.0mm (.276")(PV,SV) Red high efficiency LEDs high 9.2mm (.36")(TV) 参数设定方式: Touch switches 感应器电源: 12VDC +/-3%(<60mA) 记忆方式: Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用环境条件: 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2013-10-24
上传用户：wvbxj
特点 显示值范围-199999至999999位數 最高輸入頻率 5KHz 90度相位差加減算具有提高解析度4倍功能 输入脈波具有预设刻度功能 定位基准值可任意設定 比較磁滯值可任意設定 数位化指拨设定操作简易 3组继电器输出功能 2:主要規格 脈波輸入型式: Jump-pin selectable current sourcing(NPN) or current sinking (PNP) 脉波触发电位: HI bias (CMOS) (VIH=7.5V, VIL=5.5V) LO bias (TTL) (VIH=3.7V, VIL=2.0V) 最高输入频率: <5KHz 定位置范围: -199999 to 999999 second adjustabl 比较磁滞范围: 0 to 9999 adjustable 继电器容量: AC 250V-5A, DC 30V-7A 显示值范围: -199999 to 999999 显示幕: Red high efficiency LEDs high 9.2mm (.36") 参数设定方式: Touch switches 感应器电源: 12VDC +/-3%(<60mA) 记忆方式: Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc (input/output) 使用环境条件: 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2014-12-03
上传用户：xjz632
特点 精确度0.25%滿刻度 ±1位數 输入配线系统可任意选择 CT比可任意设定 具有异常电流值与异常次数记录保留功能 电流过高或过低检测可任意设定 报警继电器复归方式可任意設定 尺寸小,穩定性高 2.主要規格 辅助电源: AC110V&220V ±20%(50 or 60Hz) AC220V&440V ±20%(50 or 60Hz)(optional) 精确度: 0.25% F.S. ±1 digit 输入负载: <0.2VA (Current) 最大过载能力 : Current related input: 2 x rated continuous 10 x rated 30 sec. 25 x rated 3sec. 50 x rated 1 sec. 输入电流范围: AC0-5A (10-1000Hz) CT ratio : 1-2000 adjustable 启动延迟动作时间: 0-99.9 second adjustable 继电器延迟动作时间: 0-99.9 second adjustable 继电器复归方式: Manual (N) / latch(L) can be modified 继电器磁滞范围: 0-999 digit adjustable 继电器动作方向: HI /LO/GO/HL can be modified 继电器容量: AC 250V-5A, DC 30V-7A 过载显示: "doFL" 温度系数: 50ppm/℃ (0-50℃) 显示幕: Red high efficiency LEDs high 14.22mm(.56")(PV) Red high efficiency LEDs high 14.22mm(.276")(NO) 参数设定方式: Touch switches 记忆型式 : Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc(input/output 使用环境条件 : 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2013-10-14
上传用户：wanghui2438
特点 精确度0.1%滿刻度 ±1位數 可量測 交直流電流/交直流电压/電位計/傳送器/Pt-100/荷重元/電阻 等信号 显示范围-1999-9999可任意规划 具有异常值与异常次数记录保留功能 异常信号过高或过低或范围內或范围外检测可任意設定 报警继电器复归方式可任意設定 尺寸小,穩定性高 2.主要規格 精确度: 0.1% F.S. ±1 digit 0.2% F.S. ±1 digit(AC) 取样时间: 16 cycles/sec. 显示值范围: -1999 - +9999 digit adjustable 启动延迟动作时间: 0-99.9 second adjustable 继电器延迟动作时间: 0-99.9 second adjustable 继电器复归方式: Manual (N) / latch(L) can be modified 继电器动作方向: HI /LO/GO/HL can be modified 继电器容量: AC 250V-5A, DC 30V-7A 过载显示: "doFL" 温度系数: 50ppm/℃ (0-50℃) 显示幕: Red high efficiency LEDs high 14.22mm(.56")(PV) Red high efficiency LEDs high 7.0mm(.276")(NO) 参数设定方式: Touch switches 记忆型式 : Non-volatile E2PROM memory 绝缘耐压能力: 2KVac/1 min. (input/output/power) 1600Vdc(input/output 使用环境条件 : 0-50℃(20 to 90% RH non-condensed) 存放环境条件: 0-70℃(20 to 90% RH non-condensed) CE认证: EN 55022:1998/A1:2000 Class A EN 61000-3-2:2000 EN 61000-3-3:1995/A1:2001 EN 55024:1998/A1:2001
上传时间： 2013-11-02
上传用户：fandeshun
