虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

reached

  • C in a Nutshell is the perfect companion to K&R, and destined to be the most reached-for reference o

    C in a Nutshell is the perfect companion to K&R, and destined to be the most reached-for reference on your desk.

    标签: reached-for companion the reference

    上传时间: 2015-07-26

    上传用户:kr770906

  • well reached up for date

    well reached up for date

    标签: reached well date for

    上传时间: 2014-11-18

    上传用户:牧羊人8920

  • Design Safe Verilog State Machine(Synplicity)

      One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability analysis to determine all the states that could possibly bereached, and optimize away all states and transition logic that can not be reached.Thus, producing a highly optimal final implementation of the state machine.

    标签: Synplicity Machine Verilog Design

    上传时间: 2013-10-23

    上传用户:司令部正军级

  • Creating Safe State Machines(Mentor)

      Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.

    标签: Creating Machines Mentor State

    上传时间: 2013-10-08

    上传用户:wangzhen1990

  • 基于双ATmega128的安检力学试验机设计

    针对当前安检力学试验机所能完成的试验种类单一、自动化程度低等问题,提出一种以ATmega128单片机为核心控制器的安检力学试验机的设计。详细阐述了该安检力学试验机各个组成部分的设计原理和方案,并且给出了各部分的软件设计思想和操作流程。经过大量测试试验表明:设计的安检力学试验机可以完成多达十余种的力学安检试验,完全符合相关国家标准,并且具有数据采集精度高、传输速度快、操作安全简便等特点,实现了安检设备的多功能化、数字化和自动化。 Abstract:  Currently, many mechanical security testing machines have only one function. The degree of automation of them is low. To solve those problems, a new kind of mechanical security testing machine, using ATmega128 micro-controller as its core controller, has been advanced. It describes the components of the machine. The principles and the scheme in the designing processes are presented in detail, and the software architecture and the operation processes of each part are given. After having done many testing, we have reached the following conclusions: the mechanical security testing machine presented can do over ten mechanical security tests complying with related national standards. It has high data acquisition accuracy and high transmission speed. The operation of the machine is simple and safe. In general, this machine is a multi-functional, highly automatic, digitalized security testing device.

    标签: ATmega 128 安检 试验机

    上传时间: 2013-11-05

    上传用户:a67818601

  • C语言函数大全(语法着色版)

        C语言函数大全,已包含绝大部分的函数。每个函数包含函数名,功能,用法,举例,内容详尽。希望对大家有所帮助~~   函数名: abort   功 能: 异常终止一个进程   用 法: void abort(void);   程序例:   #include   #include   int main(void)   {   printf("Calling abort()\n");   abort();   return 0; /* This is never reached */   }   函数名: abs   功 能: 求整数的绝对值   用 法: int abs(int i);   程序例:   #include   #include   int main(void)   {   int number = -1234;   printf("number: %d absolute value: %d\n", number, abs(number));   return 0;   }

    标签: C语言 函数

    上传时间: 2013-12-06

    上传用户:feifei0302

  • Design Safe Verilog State Machine(Synplicity)

      One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability analysis to determine all the states that could possibly bereached, and optimize away all states and transition logic that can not be reached.Thus, producing a highly optimal final implementation of the state machine.

    标签: Synplicity Machine Verilog Design

    上传时间: 2013-10-20

    上传用户:苍山观海

  • Creating Safe State Machines(Mentor)

      Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptable. For example, if the circuit powers up in an invalid state, or the circuit is in an extreme working environment and a glitch sends it into an undesired state, the circuit may never get back to its normal operating condition.

    标签: Creating Machines Mentor State

    上传时间: 2013-11-02

    上传用户:xauthu

  • C++ Template Metaprogramming sheds light on the most powerful idioms of today s C++, at long last de

    C++ Template Metaprogramming sheds light on the most powerful idioms of today s C++, at long last delivering practical metaprogramming tools and techniques into the hands of the everyday programmer. A metaprogram is a program that generates or manipulates program code. Ever since generic programming was introduced to C++, programmers have discovered myriad "template tricks" for manipulating programs as they are compiled, effectively eliminating the barrier between program and metaprogram. While excitement among C++ experts about these capabilities has reached the community at large, their practical application remains out of reach for most programmers. This book explains what metaprogramming is and how it is best used. It provides the foundation you ll need to use the template metaprogramming effectively in your own work.

    标签: Metaprogramming Template powerful idioms

    上传时间: 2013-11-30

    上传用户:aix008

  • Ink Blotting One method for escaping from a maze is via ‘ink-blotting’. In this method your startin

    Ink Blotting One method for escaping from a maze is via ‘ink-blotting’. In this method your starting square is marked with the number ‘1’. All free, valid squares north, south, east and west around the number ‘1‘ are marked with a number ‘2’. In the next step, all free, valid squares around the two are marked with a ‘3’ and the process is repeated iteratively until :  The exit is found (a free square other than the starting position is reached on the very edge of the maze), or,  No more free squares are available, and hence no exit is possible.

    标签: method ink-blotting Blotting escaping

    上传时间: 2014-12-03

    上传用户:123啊