虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

proviDES

  • LM621无刷电机换向器

    General Description The LM621 is a bipolar IC designed for commutation of brushless DC motors. The part is compatible with both three- and four-phase motors. It can directly drive the power switching devices used to drive the motor. The LM621 proviDES an adjustable dead-time circuit to eliminate ``shootthrough'' current spiking in the power switching circuitry. Operation is from a 5V supply, but output swings of up to 40V are accommodated. The part is packaged in an 18-pin, dual-in-line package.

    标签: 621 LM 无刷电机

    上传时间: 2013-07-24

    上传用户:sdq_123

  • 介绍配置曼彻斯特编码器 译码器的VHDL和Verilog源代码

    This application note proviDES a functional des cription of VHDL and Verilog source code for a

    标签: Verilog VHDL 曼彻斯特 编码器

    上传时间: 2013-07-04

    上传用户:李梦晗

  • 音频数模转换器DAC抖动的灵敏度分析

    Abstract: This application note describes how sampling clock jitter (time interval error or "TIE jitter") affectsthe performance of delta-sigma digital-to-analog converters (DACs). New insights explain the importanceof separately specifying low-frequency (< 2x passband frequency) and high-frequency or wideband (> 2xpassband frequency) jitter tolerance in these devices. The article also proviDES an application example ofa simple highly jittered cycle-skipped sampling clock and describes a method for generating a properbroadband jittered clock. The document then goes on to compare Maxim's audio DAC jitter tolerance tocompetitor audio DACs. Maxim's exceptionally high jitter tolerance allows very simple and low-cost sampleclock implementations.

    标签: DAC 音频 数模转换器 抖动

    上传时间: 2013-10-25

    上传用户:banyou

  • MAX4968,MAX4968A数据手册

    The MAX4968/MAX4968A are 16-channel, high-linearity,high-voltage, bidirectional SPST analog switches with18I (typ) on-resistance. The devices are ideal for use inapplications requiring high-voltage switching controlledby a low-voltage control signal, such as ultrasound imagingand printers. The MAX4968A proviDES integrated40kI (typ) bleed resistors on each switch terminal todischarge capacitive loads. Using HVCMOS technology,these switches combine high-voltage bilateral MOSswitches and low-power CMOS logic to provide efficientcontrol of high-voltage analog signals.

    标签: 4968 MAX 数据手册

    上传时间: 2013-10-09

    上传用户:yepeng139

  • ISM射频产品的晶体频率计算

    Abstract: Many industrial/scientific/medical (ISM) band radio frequency (RF) products use crystal oscillators to generate areference for the phase-locked loop (PLL)-based local oscillator (LO). This tutorial proviDES a basic description of theISM-RF Crystal Calculator, which can be used to calculate various impacts on crystal frequency accuracy and startupmargin for such an LO.  

    标签: ISM 射频 晶体频率 计算

    上传时间: 2013-11-15

    上传用户:JasonC

  • LFRD003水表自动抄表(AMR)的参考设计

    Abstract: This reference design proviDES a complete demonstration platform for using industrial/scientific/medical radio frequency

    标签: LFRD 003 AMR 水表

    上传时间: 2013-11-09

    上传用户:LP06

  • 你的PLD是亚稳态吗

      This application note proviDES a detailed description of themetastable behavior in PLDs from both circuit and statisticalviewpoints. Additionally, the information on the metastablecharacteristics of Cypress PLDs presented here can help youachieve any desired degree of reliability.

    标签: PLD 亚稳态

    上传时间: 2013-10-23

    上传用户:gtzj

  • MAX2691 L2 Band GPS Low-Noise Amplifier

      The MAX2691 low-noise amplifier (LNA) is designed forGPS L2 applications. Designed in Maxim’s advancedSiGe process, the device achieves high gain andlow noise figure while maximizing the input-referred 1dBcompression point and the 3rd-order intercept point. TheMAX2691 proviDES a high gain of 17.5dB and sub 1dBnoise figure.

    标签: Amplifier Low-Noise 2691 Band

    上传时间: 2014-12-04

    上传用户:zaocan888

  • 光电转换电路设计

    OPTOELECTRONICS CIRCUIT COLLECTION AVALANCHE PHOTODIODE BIAS SUPPLY 1proviDES an output voltage of 0V to +80V for reverse biasingan avalanche photodiode to control its gain. This circuit canalso be reconfigured to supply a 0V to –80V output.LINEAR TEC DRIVER–1This is a bridge-tied load (BTL) linear amplifier for drivinga thermoelectric cooler (TEC). It operates on a single +5Vsupply and can drive ±2A into a common TEC.LINEAR TEC DRIVER–2This is very similar to DRIVER–1 but its power output stagewas modified to operate from a single +3.3V supply in orderto increase its efficiency. Driving this amplifier from astandard +2.5V referenced signal causes the output transistorsto have unequal power dissipation.LINEAR TEC DRIVER–3This BTL TEC driver power output stage achieves very highefficiency by swinging very close to its supply rails, ±2.5V.This driver can also drive ±2A into a common TEC. Operationis shown with the power output stage operating on±1.5V supplies. Under these conditions, this linear amplifiercan achieve very high efficiency. Application ReportThe following collection of analog circuits may be useful in electro-optics applications such as optical networkingsystems. This page summarizes their salient characteristics.

    标签: 光电转换 电路设计

    上传时间: 2013-10-27

    上传用户:落花无痕

  • pci e PCB设计规范

    This document proviDES practical, common guidelines for incorporating PCI Express interconnect layouts onto Printed Circuit Boards (PCB) ranging from 4-layer desktop baseboard designs to 10- layer or more server baseboard designs. Guidelines and constraints in this document are intended for use on both baseboard and add-in card PCB designs. This includes interconnects between PCI Express devices located on the same baseboard (chip-to-chip routing) and interconnects between a PCI Express device located “down” on the baseboard and a device located “up” on an add-in card attached through a connector. This document is intended to cover all major components of the physical interconnect including design guidelines for the PCB traces, vias and AC coupling capacitors, as well as add-in card edge-finger and connector considerations. The intent of the guidelines and examples is to help ensure that good high-speed signal design practices are used and that the timing/jitter and loss/attenuation budgets can also be met from end-to-end across the PCI Express interconnect. However, while general physical guidelines and suggestions are given, they may not necessarily guarantee adequate performance of the interconnect for all layouts and implementations. Therefore, designers should consider modeling and simulation of the interconnect in order to ensure compliance to all applicable specifications. The document is composed of two main sections. The first section proviDES an overview of general topology and interconnect guidelines. The second section concentrates on physical layout constraints where bulleted items at the beginning of a topic highlight important constraints, while the narrative that follows offers additional insight.  

    标签: pci PCB 设计规范

    上传时间: 2013-10-15

    上传用户:busterman