This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting
coding, including finite field arithmetic, (Generalized) Low-Density Parity-
Check (LDPC) codes, and Reed-Solomon codes.
标签：
errorcorrecting
architecture
efficient
devoted
上传时间：
2017-05-08
上传用户：康郎
