虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

embedded-system-design-Issues

  • Embedded System Design using TI MSP430 Series

    ·/Chris Nagy著/Texas Instruments Incorporated/292页/2003年出版

    标签: nbsp Embedded Design System

    上传时间: 2013-05-19

    上传用户:zh1296404500

  • The DSP Design Flow workshop provides

    The DSP Design Flow workshop provides an introduction to the advanced tools you need to design and implement DSP algorithms targeting FPGAs. This intermediate workshop in implementing DSP functions focuses on learning how to use System Generator for DSP,

    标签: workshop provides Design Flow

    上传时间: 2013-09-02

    上传用户:joheace

  • VHDL,Verilog,System verilog比较

      本文简单讨论并总结了VHDL、Verilog,System verilog 这三中语言的各自特点和区别As the number of enhancements to variousHardware Description Languages (HDLs) hasincreased over the past year, so too has the complexityof determining which language is best fora particular design. Many designers and organizationsare contemplating whether they shouldswitch from one HDL to another.

    标签: Verilog verilog System VHDL

    上传时间: 2013-10-16

    上传用户:牛布牛

  • 基于MPC555与CS8900A的以太网扩展设计

       介绍了MPC555与CS8900A扩展以太网的硬件设计图。以NUCLUES PLUS操作系统为基础,介绍了网卡软件驱动程序的编制,给出了以太网协议包嵌入NUCLEUS PLUS操作系统的实现方法。 Abstract:  The Ethernet extension hardware design of MPC555 and CS8900A are introduced,and the software driven program based on NUCLEUS PLUS operation system and the technique that Ethernet protocol embedded in NUCLEUS PLUS real operation system are discussed.

    标签: 8900A 8900 MPC 555

    上传时间: 2013-10-23

    上传用户:xiehao13

  • WP200-将Spartan-3 FPGA用作远程数码相机的低成本控制器

      The introduction of Spartan-3™ devices has createdmultiple changes in the evolution of embedded controldesigns and pushed processing capabilities to the “almostfreestage.” With these new FPGAs falling under $20, involume, with over 1 million system gates, and under $5for 100K gate-level units, any design with programmablelogic has a readily available 8- or 16-bit processor costingless than 75 cents and 32-bit processor for less than $1.50.

    标签: Spartan FPGA 200 WP

    上传时间: 2013-12-10

    上传用户:zgu489

  • 基于FPGA+DSP模式的智能相机设计

    针对嵌入式机器视觉系统向独立化、智能化发展的要求,介绍了一种嵌入式视觉系统--智能相机。基于对智能相机体系结构、组成模块和图像采集、传输和处理技术的分析,对国内外的几款智能相机进行比较。综合技术发展现状,提出基于FPGA+DSP模式的硬件平台,并提出智能相机的发展方向。分析结果表明,该系统设计可以实现脱离PC运行,完成图像获取与分析,并作出相应输出。 Abstract:  This paper introduced an embedded vision system-intelligent camera ,which was for embedded machine vision systems to an independent and intelligent development requirements. Intelligent camera architecture, component modules and image acquisition, transmission and processing technology were analyzed. After comparing integrated technology development of several intelligent cameras at home and abroad, the paper proposed the hardware platform based on FPGA+DSP models and made clear direction of development of intelligent cameras. On the analysis of the design, the results indicate that the system can run from the PC independently to complete the image acquisition and analysis and give a corresponding output.

    标签: FPGA DSP 模式 智能相机

    上传时间: 2013-10-24

    上传用户:bvdragon

  • VxWorks6.x中的ML403嵌入式开发平台

    The use of the Wind River VxWorks Real-Time Operating System (RTOS) on Virtex™-4embedded PowerPC™ processors continues to be a popular choice for high performanceFPGA designs. The introduction of the Wind River Workbench design environment has enableda new and easier way for designers to control the configuration of the VxWorks kernel. Thisguide shows the steps required to build and configure a ML403 Embedded DevelopmentPlatform to boot and run the VxWorks RTOS. A VxWorks bootloader is created, programmedinto Flash, and used to boot the design. The concepts presented here can be scaled to anyPowerPC enabled development platform.

    标签: VxWorks 403 ML 嵌入式

    上传时间: 2013-10-26

    上传用户:agent

  • 基于ARM的远程无线视频监控终端设计

    提出了一种以ARM微处理器为控制核心的远程无线视频监控终端的设计方案,其监控终端的硬件设计包括视频采集处理、中央管理控制、无线传输3个模块。并给出了监控终端的软件开发平台和开发模式的系统启动代码、嵌入式Linux系统移植以及驱动程序和应用程序。测试结果表明,该监控终端设计方案合理、有效,基本满足监控需求。 Abstract:  A remote wireless video monitoring terminal design, which uses ARM microprocessor as its core control, is proposed in this paper.The hardware design of monitoring terminal system is composed of the video acquisition and processing module, the central management and control module, wireless transmission module.Meanwhile the monitoring terminal-s software development platform and development patterns are designed. Also the design of the system-s start codes, embedded Linux system-s transplantation process, driver and the corresponding applications are given. The results showed that the monitoring terminal design is reasonable, effective, basically meet monitoring requirements.

    标签: ARM 远程无线 视频监控 终端设计

    上传时间: 2013-11-13

    上传用户:wanqunsheng

  • Allegro FPGA System Planner中文介绍

      完整性高的FPGA-PCB系统化协同设计工具   Cadence OrCAD and Allegro FPGA System Planner便可满足较复杂的设计及在设计初级产生最佳的I/O引脚规划,并可透过FSP做系统化的设计规划,同时整合logic、schematic、PCB同步规划单个或多个FPGA pin的最佳化及layout placement,借由整合式的界面以减少重复在design及PCB Layout的测试及修正的过程及沟通时间,甚至透过最佳化的pin mapping、placement后可节省更多的走线空间或叠构。   Specifying Design Intent   在FSP整合工具内可直接由零件库选取要摆放的零件,而这些零件可直接使用PCB内的包装,预先让我们同步规划FPGA设计及在PCB的placement。  

    标签: Allegro Planner System FPGA

    上传时间: 2013-11-06

    上传用户:wwwe

  • Allegro FPGA System Planner中文介绍

      完整性高的FPGA-PCB系统化协同设计工具   Cadence OrCAD and Allegro FPGA System Planner便可满足较复杂的设计及在设计初级产生最佳的I/O引脚规划,并可透过FSP做系统化的设计规划,同时整合logic、schematic、PCB同步规划单个或多个FPGA pin的最佳化及layout placement,借由整合式的界面以减少重复在design及PCB Layout的测试及修正的过程及沟通时间,甚至透过最佳化的pin mapping、placement后可节省更多的走线空间或叠构。   Specifying Design Intent   在FSP整合工具内可直接由零件库选取要摆放的零件,而这些零件可直接使用PCB内的包装,预先让我们同步规划FPGA设计及在PCB的placement。  

    标签: Allegro Planner System FPGA

    上传时间: 2013-10-19

    上传用户:shaojie2080