1. Scope ......................................................................................................................................................................... 12. ddr4 SDRAM Package Pinout and Addressing ....................................................................................................... 22.1 ddr4 SDRAM Row for X4,X8 and X16 ................................................................................................................22.2 ddr4 SDRAM Ball Pitch........................................................................................................................................22.3 ddr4 SDRAM Columns for X4,X8 and X16 ..........................................................................................................22.4 ddr4 SDRAM X4/8 Ballout using MO-207......................................................................................................... 22.5 ddr4 SDRAM X16 Ballout using MO-207.............................................................................................................32.6 Pinout Description ..................................................................................................................................................52.7 ddr4 SDRAM Addressing.....................................................................................................................................73. Functional Description ...............................................................................................................................................83.1 Simplified State Diagram ....................................................................................................................................83.2 Basic Functionality..................................................................................................................................................93.3 RESET and Initialization Procedure .....................................................................................................................103.3.1 Power-up Initialization Sequence .............................................................................................................103.3.2 Reset Initialization with Stable Power ......................................................................................................113.4 Register Definition ................................................................................................................................................123.4.1 Programming the mode registers .............................................................................................................123.5 Mode Register ......................................................................................................................................................134. ddr4 SDRAM Command Description and Operation ............................................................................................. 244.1 Command Truth Table ..........................................................................................................................................244.2 CKE Truth Table ...................................................................................................................................................254.3 Burst Length, Type and Order ..............................................................................................................................264.3.1 BL8 Burst order with CRC Enabled .........................................................................................................264.4 DLL-off Mode & DLL on/off Switching procedure ................................................................................................274.4.1 DLL on/off switching procedure ...............................................................................................................274.4.2 DLL “on” to DLL “off” Procedure ..............................................................................................................274.4.3 DLL “off” to DLL “on” Procedure ..............................................................................................................284.5 DLL-off Mode........................................................................................................................................................294.6 Input Clock Frequency Change ............................................................................................................................304.7 Write Leveling.......................................................................................................................................................314.7.1 DRAM setting for write leveling & DRAM termination function in that mode ............................................324.7.2 Procedure Description .............................................................................................................................334.7.3 Write Leveling Mode Exit .........................................................................................................................34
标签： ddr4
上传时间： 2022-01-09
上传用户：
ddr4板设计及信号完整性验证的挑战
标签： ddr4
上传时间： 2022-04-30
上传用户：
赛灵思原厂提供的ZCU芯片带4颗ddr4的设计PCB，提供给有需要的朋友参考。
上传时间： 2022-05-19
上传用户：
JEDEC 官方标准文档涵盖DDR~ddr4
上传时间： 2022-06-08
上传用户：
JESD79标准，ddr4应用，ddr4驱动标准
上传时间： 2022-06-30
上传用户：jason_vip1
全志H6 开发板评估板 CADENCE_ORCAD硬件原理图+PCB文件，全志H6采用arm 四核A53架构，搭配MaliT720 GPU，支持OpenGL3.1，支持ddr4、EMMC5.0，芯片性能比上一代提高77%，解码支持4K@60fps，最高分辨率可达6K(5780×2890)，支持 HDR10、HLG，并集成Allwinner Smartcolor3.0智能画质引擎，另外，H6还提供了多种高速接口，包括USB3.0，PCIe2.0，千兆网口等，传输更快，信号更强。
上传时间： 2022-05-12
上传用户：XuVshu
ddr4的PCB设计规则：设计规则设置及分组。
上传时间： 2022-05-22
上传用户：canderile
RK3328手册RK3328 is a high-performance Quad-core application processor designed for Smart STB(Set Top Box) including OTT/IPTV/DVB. It is a high-integration and cost efficient SOC for 4KHDR STB.Quad-core Cortex-A53 is integrated with separate Neon and FPU coprocessor, also withshared L2 Cache. The Quad-core GPU supports high-resolution display and game.Lots of high-performance interface to get very flexible solution, such as multi-channeldisplay including HDMI2.0a and TV Encoder (CVBS). TrustZone and crypto hardware areintegrated for security. 32bits DDR3/DDR3L/ddr4/LPDDR3 provides high memorybandwidth.
上传时间： 2022-08-10
上传用户：
8层全志A80BOX高清机顶盒AXT530124+EMMC-BGA169+AXP806原理图+PCB 8层飞思卡尔I.MX6x智能家居控制主板MAX8903C+WM8962+MT41K128M16JT 6层瑞芯微RK3288平板方案DSN+BRD 6层安霸A7LA30方案行车记录仪原理图和PCB文档 6层Rockchip_Wireless_HDMI_presentation的pcb+原理图下载 6层HI3531海思最新最全的硬件设计资料整合包含芯片手册，SCH和PCB 4层使用AM8252B做的带WiFi-HDMI功能的手机互联原理图和PCB 4层海思HI3535网络硬盘录像机PBGA563+QFN64+BGA96+原理图+PCB文件 4层MT7620A智能路由器（小米同款）原理图和PCB文件分享下载 2层STM32F107智能家居主板IR0038+SPX1117M3-3.3+CH340G+MOC3063原理图+PCB文件 2层LCD12864万年历(带原理图和PCB) 2层ESP8266系统板+CH340G+LM1117-V33+原理图+PCB文件分享下载 16层官方Xilinx Kintex UltraScale FPGA KCU105+4片ddr4分享下载 14层美高森美SmartFusion2 SOC FPGA开发板FT4232H+TPS51200+USB3340+原理图+PCB 14层高速板sch和brd文件下载 12层altera的5片DDR2组成72数据位宽 10层英特尔x86atom电脑主板BAYTRAIL+ISL95837HRZ-T+RTL8111GS原理图与PCB文件
标签： 实用电工
上传时间： 2013-04-15
上传用户：eeworm
