xilinx VirtEx fpga
上传时间： 2013-09-05
上传用户：448949
This document presents design techniques and reference circuits that power VirtEx™-4 FXRocketIO™ multi-gigabit transceivers (MGTs) operating at data rates below 3.125 Gb/s.When using multiple transceivers, it is sometimes preferred to power them from a switchingpower supply. However, switching power supplies generate noise that affects transceiver
上传时间： 2013-11-18
上传用户：huang111
VirtEx-5, Spartan-DSP FPGAs Application Note This application note demonstrates how efficient implementations of Digital Up Converters(DUC) and Digital Down Converters (DDC) can be done by leveraging the Xilinx DSP IPportfolio for increased productivity and reduced time to development. Step-by-step instruction is given on how to perform system-level trade off analysis and develop the most efficient FPGA implementation, thus allowing engineers a flexible, low-cost and low-power alternative to ASSP technologies.
标签： Spartan-DSP VirtEx FPGAs Ap
上传时间： 2013-10-23
上传用户：raron1989
VirtEx™-5 器件包括基于第二代高级硅片组合模块 (ASMBL™) 列架构的多平台 FPGA 系列。集成了为获得最佳性能、更高集成度和更低功耗设计的若干新型架构元件，VirtEx-5 器件达到了比以往更高的系统性能水平。
上传时间： 2013-10-29
上传用户：long14578
This application note describes how the existing dual-port block memories in the Spartan™-IIand VirtEx™ families can be used as Quad-Port memories. This essentially involves a dataaccess time (halved) versus functionality (doubled) trade-off. The overall bandwidth of the blockmemory in terms of bits per second will remain the same.
上传时间： 2013-11-08
上传用户：lou45566
The PPC405 VirtEx-4 is a wrapper around the VirtEx-4PowerPC™ 405 Processor Block primitive. For detailsregarding the PowerPC 405, see the PowerPC 405 ProcessorBlock Reference Guide.
上传时间： 2014-12-05
上传用户：flg0001
赛灵思推出的三款全新产品系列不仅发挥了台积电28nm 高介电层金属闸 (HKMG) 高性能低功耗 (HPL) 工艺技术前所未有的功耗、性能和容量优势，而且还充分利用 FPGA 业界首款统一芯片架构无与伦比的可扩展性，为新一代系统提供了综合而全面的平台基础。目前，随着赛灵思 7 系列 (VirtEx®-7、Kintex™-7 和Artix™-7 系列) 的推出，赛灵思将系统功耗、性价比和容量推到了全新的水平，这在很大程度上要归功于台积电 28nm HKMG 工艺出色的性价比优势以及芯片和软件层面上的设计创新。结合业经验证的 EasyPath™成本降低技术，上述新系列产品将为新一代系统设计人员带来无与伦比的价值
上传时间： 2013-11-15
上传用户：chenhr
由于VirtEx-5 器件的基础架构与以往的FPGA 器件不同，因此，要为特定设计选择合适的VirtEx-5 器件并非易事。大多数情况下，设计应采用类似的阵列大小（器件数量）并且比以前的目标器件至少低一个速度级别（如从中速级别到慢速级别）。但是，这种建议对于有些情况却并不适用。本节将介绍一些会影响VirtEx-5 FPGA 器件选择标准的设计风格和特征。
上传时间： 2013-10-18
上传用户：yuyizhixia
针对VirtEx-6 给出了HDL设计指南，其中，赛灵思为每个设计元素给出了四个设计方案元素，并给出了Xilinx认为是最适合你的解决方案。这4个方案包括：实例，推理，CORE Generator或者其他Wizards，宏支持.
上传时间： 2013-11-07
上传用户：gy592333
The LogiCORE™ GTP Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in VirtEx™-5 LXT and SXT devices. The menu-driven interface allows one or more GTP transceivers to be configured using pre-definedtemplates for popular industry standards, or from scratch, to support a wide variety of custom protocols.The Wizard produces a wrapper, an example design, and a testbench for rapid integration and verification of the serial interface with your custom function Features• Creates customized HDL wrappers to configureVirtEx-5 RocketIO™ GTP transceivers• Users can configure VirtEx-5 GTP transceivers toconform to industry standard protocols usingpredefined templates, or tailor the templates forcustom protocols• Included protocol templates provide support for thefollowing specifications: Aurora, CPRI, FibreChannel 1x, Gigabit Ethernet, HD-SDI, OBSAI,OC3, OC12, OC48, PCI Express® (PCIe®), SATA,SATA II, and XAUI• Automatically configures analog settings• Each custom wrapper includes example design, testbench; and both implementation and simulation scripts
标签： Transceiver VirtEx Wizar GTP
上传时间： 2013-10-23
上传用户：leyesome
