虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

Three-fold

  • Avalon_VGA

    Avalon_VGA,-- This design provides an interface to the Alcahest VGA daughter card. -- The design comprises of an 8-bit VGA driver with Avalon bus interfaces. There are a total of -- three Avalon interfaces.

    标签: Avalon_VGA

    上传时间: 2015-07-07

    上传用户:kikye

  • Electromagnetic scattering from the trees above a tilted rough ground plane generated by the stochas

    Electromagnetic scattering from the trees above a tilted rough ground plane generated by the stochastic Lidenmayer system is studied by Monte Carlo simulations in this paper.The scattering coefficients are calculated in three methods:coherent addition approximation,tree-independent scattering,and independent scattering.

    标签: Electromagnetic scattering generated the

    上传时间: 2013-12-06

    上传用户:xieguodong1234

  • This software designs the student result management system m ay replace the tedious low effect the m

    This software designs the student result management system m ay replace the tedious low effect the manual management, has realized the result management, the information management and the curriculum manages three big cores functions.

    标签: the management software designs

    上传时间: 2013-12-15

    上传用户:kr770906

  • This software designs the document management system may replace the tedious low effect the manual m

    This software designs the document management system may replace the tedious low effect the manual management, has used the c language programming, realized the document input to loan, the information management and the data compilation three big cores function

    标签: the management software document

    上传时间: 2013-12-20

    上传用户:yt1993410

  • c语言程序

    c语言程序,将阿拉伯数字翻译成英文。如输入:792677321 输出:seven hundred ninety-two million six hundred seventy-seven thousand three hundred twenty-one

    标签: c语言 程序

    上传时间: 2014-01-03

    上传用户:yyyyyyyyyy

  • This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over

    This lab exercise will introduce you to the AccelWare IP generators. AccelWare is a library of over fifty IP generators, available in the form of three toolkits that produce synthesizable MATLAB for common MATLAB built in and toolbox functions. Each generator offers macro and micro-architecture selections that allow full customization of the generated model to the target application requirements.

    标签: AccelWare generators introduce exercise

    上传时间: 2013-12-16

    上传用户:2467478207

  • The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services.

    The Staged Event-Driven Architecture (SEDA) is a new design for building scalable Internet services. SEDA has three major goals: To support massive concurrency, on the order of tens of thousands of clients per node To exhibit robust performance under wide variations in load and, To simplify the design of complex Internet services. SEDA decomposes a complex, event-driven application into a set of stages connected by queues. This design avoids the high overhead associated with thread-based concurrency models, and decouples event and thread scheduling from application logic. SEDA enables services to be well-conditioned to load, preventing resources from being overcommitted when demand exceeds service capacity. Decomposing services into a set of stages also enables modularity and code reuse, as well as the development of debugging tools for complex event-driven applications.

    标签: Event-Driven Architecture Internet building

    上传时间: 2015-09-28

    上传用户:日光微澜

  • This document provides guidelines for integrating a discrete high speed USB host controller onto a f

    This document provides guidelines for integrating a discrete high speed USB host controller onto a fourlayer desktop motherboard. The material covered can be broken into three main categories: Board design guidelines, EMI/ESD guidelines and front panel USB guidelines. Section 1.1 Background provides an explanation of the routing experiments and testing performed to validate the feasibility of 480 Megabits per second on an actual motherboard. Section 7 contains a design checklist that lists each design recommendation described in this document. High speed USB operation is described in the USB 2.0 Specification (http://www.usb.org/developers/docs.html).

    标签: integrating controller guidelines document

    上传时间: 2013-11-27

    上传用户:电子世界

  • This document provides guidelines for integrating a discrete high speed USB host controller onto a f

    This document provides guidelines for integrating a discrete high speed USB host controller onto a fourlayer desktop motherboard. The material covered can be broken into three main categories: Board design guidelines, EMI/ESD guidelines and front panel USB guidelines. Section 1.1 Background provides an explanation of the routing experiments and testing performed to validate the feasibility of 480 Megabits per second on an actual motherboard. Section 7 contains a design checklist that lists each design recommendation described in this document. High speed USB operation is described in the USB 2.0 Specification (http://www.usb.org/developers/docs.html).

    标签: integrating controller guidelines document

    上传时间: 2015-11-18

    上传用户:xhz1993

  • 参考网上的提供的代码,我把uCosII移植到MSP430f149上,分三个任务,分别是485通讯,键盘扫描,LED显示,可供参考!- Refers to code which on-line prov

    参考网上的提供的代码,我把uCosII移植到MSP430f149上,分三个任务,分别是485通讯,键盘扫描,LED显示,可供参考!- Refers to code which on-line provides, I transplant uCosII to MSP430f149 on, divides three duties, respectively is 485 communications, scanning, LED demonstrated

    标签: on-line uCosII Refers which

    上传时间: 2013-12-11

    上传用户:xieguodong1234