SchemATic常用快捷键 x：检查并存盘 s：存盘 [：缩小 ]：放大 F：整图居中显示 u：撤销上一次操作 Esc：清楚刚键入的命令 c：复制 m：移动
上传时间： 2013-11-21
上传用户：王楚楚
内有51单片机、74系列等众多芯片原理图及封装，是altium designer的使用者的宝贵资源
标签： Libraries SchemATic designer altium
上传时间： 2013-10-22
上传用户：bqc1245824354
One of the fi rst lessons in a basic electronics coursecovers the symbols for resistors, capacitors, inductors,voltage sources and current sources. Althougheach symbol represents a functional component of areal-world circuit, only some of the symbols have directphysical counterparts. For instance, the three discretepassive devices—resistors, capacitors, inductors—canbe picked off a shelf and placed on a real board muchas their symbolic analogs appear in a basic SchemATic.Likewise, while voltage sources have no direct 2-terminalanalog, a voltage source can be easily built with an offthe-shelf linear regulator.
上传时间： 2013-11-24
上传用户：simonpeng
nios ii 入门手册中文版 一、建立quartus ii工程 首先，双击quartus ii 9.1图标打开软件，界面如下图1.1所示 1.1 新建工程 （1） 点击file –>New Project Wizard 出现图1.2所示的对话框。 （2） 点击Next。如图1.3所示：第一行是工程的路径，二、三行为实体名。填好后点击Next。 （3）此处可选择加入已设计好的文件到工程，点击Next。 （4）选择设计器件如图1.5所示。接着点击Next （5）接着点击Next。无需改动，点击finish，显示如下图所示。 （6）此时，工程已经建立完成，接下来需要建立一个原理图输入文件，点击file –>New ->Block Diagram/SchemATic File 后如图所示。
上传时间： 2014-12-25
上传用户：cx111111
在深入了解Flash存储器的基础上，采用单片机自动检测存储器无效块。主要通过读取每一块的第1、第2页内容，判断该块的好坏，并给出具体的实现过程，以及部分关键的电路原理图和C语言程序代码。该设计最终实现单片机自动检测Flash坏块的功能，并通过读取ID号检测Flash的性能，同时该设计能够存储和读取1GB数据。 Abstract: On the basis of in-depth understanding the Flash chips，this paper designs a new program which using the SCM to detect the invalid block.Mainly through reading the data of the first and second page to detect the invalid block.Specific implementation procedure was given,and the key circuit SchemATic diagram and C language program code was introduced.This design achieved the function of using the MCU checks the invalid block finally，and increased the function by reading the ID number of Flash to get the performance of the memory.And the design also can write and read1GB data
上传时间： 2013-10-25
上传用户：taozhihua1314
介绍一种采用单片机技术和基站器件EM4095的手持式低频RFID读卡器方案。首先对整个系统框架进行说明，然后介绍主要功能模块的设计，给出了各模块的原理图。重点描述了基站器件EM4095的性能参数和功能原理，最后描述了该系统的主程序流程图。 Abstract: In this paper,a handheld RFID reader based on MCU and EM4095 is introduced.At first，the configuration of this system is explained.Then the design of main modules and SchemATic documents are particularly presented.The parameters and principle of the chip EM4095 are introduced in detail. At last，the main software flow is given
上传时间： 2013-10-18
上传用户：windypsm
CAN与RS232转换节点的设计与实现 介绍将CAN总线接口与RS232总线接口相互转换的设计方法和2种总线电平转换关系，实现CAN总线与各模块的接口设计，制定了相应的软硬件设计方案，并给出软件设计流程图以及部分硬件设计原理图。为CAN总线与RS232总线互联提供了一种方法，对CAN总线与RS232总线接口设备的互联和广泛应用的实现具有重要意义。关键词：CAN总线；RS-232总线；串行通信Design and Realization of CAN and RS232 Transformation NodeZHOU Wei, CHENG Xiao-hong(Information Institute, Wuhan University of Technology, Wuhan 430070)【Abstract】This paper introduces one design method of the CAN bus interface and the RS232 bus interface interconversion, emphasizes two kindof bus level transformation relations, realizes the CAN bus and various modules connection design, formulates the design proposal of correspondingsoftware and hardware, and gives the flow chart of software design as well as the partial SchemATic diagram of hardware design. It providesonemethod for the CAN bus and the RS232 bus interconnection, has the vital significance to widespread application realization of the CAN busand theRS232 bus interface equipment interconnection.【Key words】CAN bus; RS-232 bus; serial communication
上传时间： 2013-11-04
上传用户：leesuper
UART 4 UART参考设计，Xilinx提供VHDL代码 uart_vhdl This zip file contains the following folders: \vhdl_source -- Source VHDL files: uart.vhd - top level file txmit.vhd - transmit portion of uart rcvr.vhd - - receive portion of uart \vhdl_testfixture -- VHDL Testbench files. This files only include the testbench behavior, they do not instantiate the DUT. This can easily be done in a top-level VHDL file or a SchemATic. This folder contains the following files: txmit_tb.vhd -- Test bench for txmit.vhd. rcvr_tf.vhd -- Test bench for rcvr.vhd.
上传时间： 2013-11-07
上传用户：jasson5678
The main objective of this book is to present all the relevant informationrequired for RF and micro-wave power amplifier design includingwell-known and novel theoretical approaches and practical design techniquesas well as to suggest optimum design approaches effectively combininganalytical calculations and computer-aided design. This bookcan also be very useful for lecturing to promote the analytical way ofthinking with practical verification by making a bridge between theoryand practice of RF and microwave engineering. As it often happens, anew result is the well-forgotten old one. Therefore, the demonstrationof not only new results based on new technologies or circuit SchemATicsis given, but some sufficiently old ideas or approaches are also introduced,that could be very useful in modern practice or could contributeto appearance of new ideas or SchemATic techniques.
标签： Amplifier Microwave Design Power
上传时间： 2013-12-22
上传用户：vodssv
完整性高的FPGA-PCB系统化协同设计工具 Cadence OrCAD and Allegro FPGA System Planner便可满足较复杂的设计及在设计初级产生最佳的I/O引脚规划，并可透过FSP做系统化的设计规划，同时整合logic、SchemATic、PCB同步规划单个或多个FPGA pin的最佳化及layout placement，借由整合式的界面以减少重复在design及PCB Layout的测试及修正的过程及沟通时间，甚至透过最佳化的pin mapping、placement后可节省更多的走线空间或叠构。 Specifying Design Intent 在FSP整合工具内可直接由零件库选取要摆放的零件，而这些零件可直接使用PCB内的包装，预先让我们同步规划FPGA设计及在PCB的placement。
标签： Allegro Planner System FPGA
上传时间： 2013-11-06
上传用户：wwwe
