library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity counter is
Port ( clk : in STD_LOGIC;
resetn : in STD_LOGIC;
dout : out STD_LOGIC_vector(7 downto 0);
lcd_en : out STD_LOGIC;
lcd_rs : out STD_LOGIC;
lcd_rw : out STD_LOGIC);
end counter;
VHDL编写的4选一数据选择器
entity mux41a is
port(a,b:in
STD_LOGIC;
s1,s2,s3,s4:in STD_LOGIC;
y:
out STD_LOGIC);
end entity mux41a;
architecture one of mux41a is
signal ab:STD_LOGIC_vector(1 downto 0);
