MOdelsim-Altera

ALtera FPGA Cyclone III开发电路图

ALtera FPGA Cyclone III开发电路图，对初学者设计此类FPGA有重要参考价值

标签： Cyclone ALtera FPGA III

上传时间： 2014-01-13

上传用户：稀世之宝039
Modelsim DDR2 SDRAM files

Modelsim DDR2 SDRAM files

标签： Modelsim SDRAM files DDR2

上传时间： 2013-12-24

上传用户：chenjjer
leon ep2s60 ddr use altera statix2 and add ddr sdram

leon ep2s60 ddr use altera statix2 and add ddr sdram

标签： ddr statix2 altera sdram

上传时间： 2017-03-19

上传用户：yan2267246
it is a verilog code written for MAX1886 ADC interin modelsim simulator and it will synthesize in x

it is a verilog code written for MAX1886 ADC interin modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.

标签： synthesize simulator modelsim interin

上传时间： 2017-03-22

上传用户：洛木卓
it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xin

it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device]

标签： synthesize simulator modelsim digital

上传时间： 2014-01-10

上传用户：kernaling
it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8

it is a verilog code written for FIFO in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device].you can use this code in any DSP project in which data entry is required.

标签： synthesize simulator modelsim verilog

上传时间： 2014-06-26

上传用户：zhuyibin
采用Altera公司的CycloneII芯片EP2C8的一些程序代码。

采用Altera公司的CycloneII芯片EP2C8的一些程序代码。

标签： CycloneII Altera EP2C8 芯片

上传时间： 2017-03-23

上传用户：xwd2010
Code was successfully implemented within ALtera FPGA with Quartus 6.0. It presents two polish own fe

Code was successfully implemented within ALtera FPGA with Quartus 6.0. It presents two polish own female names: ULA and ALA whose are scrolling on the 4-columns crystal LED. When you press the switch it will turn from ULA into ALA and continue scrolling.

标签： successfully implemented presents Quartus

上传时间： 2013-12-09

上传用户：zjf3110
how to infer ram for fpga altera xilinx

how to infer ram for fpga altera xilinx

标签： altera xilinx infer fpga

上传时间： 2013-12-25

上传用户：dongbaobao
How to infer a finite state machine for fpga altera xilinx

How to infer a finite state machine for fpga altera xilinx

标签： machine finite altera xilinx

上传时间： 2014-01-10

上传用户：凤临西北