通过比较各种隔离数字通信的特点和应用范围,指出塑料光纤在隔离数字通信中的优势。使用已经标准化的TOSLINK接口,有利于节省硬件开发成本和简化设计难度。给出了塑料光纤的硬件驱动电路,说明设计过程中的注意事项,对光收发模块的电压特性和频率特性进行全面试验,并给出SPI口使用塑料光纤隔离通信的典型应用电路图。试验结果表明,该设计可为电力现场、电力电子及仪器仪表的设计提供参考。 Abstract: y comparing characteristics and applications area of various isolated digital communications, this article indicates advantages of plastic optical fiber in isolated digital communications. Using the standardized TOSLINK interface, it helps to control costs and difficulty in hardware development and design. Then it gives the hardware driver circuit of plastic optical fiber module, explains the noticed details in design process, gives results on the basis of the optical transceiver module voltage characteristics and frequency characteristics tests. Finally,it gives typical application circuit of the SPI communication port by using plastic optical fiber isolation .The results show that this design can be referenced for the power field, power electronics and instrumentation design.
上传时间: 2014-01-10
上传用户:gundan
提出了一种以ARM微处理器为控制核心的远程无线视频监控终端的设计方案,其监控终端的硬件设计包括视频采集处理、中央管理控制、无线传输3个模块。并给出了监控终端的软件开发平台和开发模式的系统启动代码、嵌入式Linux系统移植以及驱动程序和应用程序。测试结果表明,该监控终端设计方案合理、有效,基本满足监控需求。 Abstract: A remote wireless video monitoring terminal design, which uses ARM microprocessor as its core control, is proposed in this paper.The hardware design of monitoring terminal system is composed of the video acquisition and processing module, the central management and control module, wireless transmission module.Meanwhile the monitoring terminal-s software development platform and development patterns are designed. Also the design of the system-s start codes, embedded Linux system-s transplantation process, driver and the corresponding applications are given. The results showed that the monitoring terminal design is reasonable, effective, basically meet monitoring requirements.
上传时间: 2013-11-13
上传用户:wanqunsheng
Aspen Plus介绍 (物性数据库) · Aspen Plus ---生产装置设计、稳态模拟和优化的大型通用流程模拟系统 · Aspen Plus是大型通用流程模拟系统,源于美国能源部七十年代后期在麻省理工学院(MIT)组织的会 战,开发新型第三代流程模拟软件。该项目称为“过程工程的先进系统”(Advanced System for Process Engineering,简称ASPEN),并于1981年底完成。1982年为了将其商品化,成立了AspenTech公司,并称之为Aspen Plus。该软件经过20多年来不断地改进、扩充和提高,已先后推出了十多个版本,成为举世公认的标准大型流程模拟软件,应用案例数以百万计。全球各大化工、石化、炼油等过程工业制造企业及著名的工程公司都是Aspen Plus的用户。 它以严格的机理模型和先进的技术赢得广大用户的信赖,它具有以下特性: 1. ASPEN PLUS有一个公认的跟踪记录,在一个工艺过程的制造的整个生命周期中提供巨大的经济效益,制造生命周期包括从研究与开发经过工程到生产。 2. ASPEN PLUS使用最新的软件工程技术通过它的Microsoft Windows图形界面和交互式客户-服务器模拟结构使得工程生产力最大。 3. ASPEN PLUS拥有精确模拟范围广泛的实际应用所需的工程能力, 这些实际应用包括从炼油到非理想化学系统到含电解质和固体的工艺过程。 4. ASPEN PLUS是AspenTech的集成聪明制造系统技术的一个核心部分, 该技术能在你公司的整个过程工程基本设施范围内捕获过程专业知识并充分利用。 在实际应用中,ASPEN PLUS可以帮助工程师解决快速闪蒸计算、设计一个新的工艺过程、查找一个原油加工装置的故障或者优化一个乙烯全装置的操作等工程和操作的关键问。
上传时间: 2013-11-16
上传用户:我干你啊
中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class system- level performance for the most demanding applications. The UltraScale architecture is the industr y's f irst application of leading-edge ASIC architectural enhancements in an All Programmable architecture that scales from 20 nm planar through 16 nm FinFET technologies and beyond, in addition to scaling from monolithic through 3D ICs. Through analytical co-optimization with the X ilinx V ivado® Design Suite, the UltraScale architecture provides massive routing capacity while intelligently resolving typical bottlenecks in ways never before possible. This design synergy achieves greater than 90% utilization with no performance degradation. Some of the UltraScale architecture breakthroughs include: • Strategic placement (virtually anywhere on the die) of ASIC-like system clocks, reducing clock skew by up to 50% • Latency-producing pipelining is virtually unnecessary in systems with massively parallel bus architecture, increasing system speed and capability • Potential timing-closure problems and interconnect bottlenecks are eliminated, even in systems requiring 90% or more resource utilization • 3D IC integration makes it possible to build larger devices one process generation ahead of the current industr y standard • Greatly increased system performance, including multi-gigabit serial transceivers, I/O, and memor y bandwidth is available within even smaller system power budgets • Greatly enhanced DSP and packet handling The Xilinx UltraScale architecture opens up whole new dimensions for designers of ultra-high-capacity solutions.
标签: UltraScale Xilinx 架构
上传时间: 2013-11-21
上传用户:wxqman
This white paper discusses how market trends, the need for increased productivity, and new legislation have accelerated the use of safety systems in industrial machinery. This TÜV-qualified FPGA design methodology is changing the paradigms of safety designs and will greatly reduce development effort, system complexity, and time to market. This allows FPGA users to design their own customized safety controllers and provides a significant competitive advantage over traditional microcontroller or ASIC-based designs. Introduction The basic motivation of deploying functional safety systems is to ensure safe operation as well as safe behavior in cases of failure. Examples of functional safety systems include train brakes, proximity sensors for hazardous areas around machines such as fast-moving robots, and distributed control systems in process automation equipment such as those used in petrochemical plants. The International Electrotechnical Commission’s standard, IEC 61508: “Functional safety of electrical/electronic/programmable electronic safety-related systems,” is understood as the standard for designing safety systems for electrical, electronic, and programmable electronic (E/E/PE) equipment. This standard was developed in the mid-1980s and has been revised several times to cover the technical advances in various industries. In addition, derivative standards have been developed for specific markets and applications that prescribe the particular requirements on functional safety systems in these industry applications. Example applications include process automation (IEC 61511), machine automation (IEC 62061), transportation (railway EN 50128), medical (IEC 62304), automotive (ISO 26262), power generation, distribution, and transportation. 图Figure 1. Local Safety System
上传时间: 2013-11-14
上传用户:zoudejile
使用Nios II软件构建工具 This chapter describes the Nios® II Software Build Tools (SBT), a set of utilities and scripts that creates and builds embedded C/C++ application projects, user library projects, and board support packages (BSPs). The Nios II SBT supports a repeatable, scriptable, and archivable process for creating your software product. You can invoke the Nios II SBT through either of the following user interfaces: ■ The Eclipse™ GUI ■ The Nios II Command Shell The purpose of this chapter is to make you familiar with the internal functionality of the Nios II SBT, independent of the user interface employed.
上传时间: 2013-10-12
上传用户:china97wan
This application note provides a detailed description of the Spartan™-3 configurationarchitecture. It explains the composition of the bitstream file and how this bitstream isinterpreted by the configuration logic to program the part. Additionally, a methodology ispresented that will guide the user through the readback process. This information can be usedfor partial reconfiguration or partial readback.
上传时间: 2013-11-16
上传用户:qingdou
The standard that governs the design of avioniccomponents and systems, DO-254, is one of the mostpoorly understood but widely applicable standardsin the avionic industry. While information on thegeneral aspects of the standard is easy to obtain, thedetails of exactly how to implement the standard aresketchy. And once an entity develops a process thatachieves compliance, the details of how compliancewas achieved become part of the intellectualproperty of that entity. This white paper focuses onthe details of developing a DO-254 compliantprocess for the design of FPGAs.
上传时间: 2013-11-03
上传用户:ysystc670
Xilinx Next Generation 28 nm FPGA Technology Overview Xilinx has chosen 28 nm high-κ metal gate (HKMG) highperformance,low-power process technology and combined it with a new unified ASMBL™ architecture to create a new generation of FPGAs that offer lower power and higher performance. These devices enable unprecedented levels of integration and bandwidth and provide system architects and designers a fully programmable alternative to ASSPs and ASICs.
上传时间: 2013-12-07
上传用户:bruce
FSM 分两大类:米里型和摩尔型。 组成要素有输入(包括复位),状态(包括当前状态的操作),状态转移条件,状态的输出条件。 设计FSM 的方法和技巧多种多样,但是总结起来有两大类:第一种,将状态转移和状态的操作和判断等写到一个模块(process、block)中。另一种是将状态转移单独写成一个模块,将状态的操作和判断等写到另一个模块中(在Verilog 代码中,相当于使用两个“always” block)。其中较好的方式是后者。其原因 如下: 首先FSM 和其他设计一样,最好使用同步时序方式设计,好处不再累述。而状态机实现后,状态转移是用寄存器实现的,是同步时序部分。状态的转移条件的判断是通过组合逻辑判断实现的,之所以第二种比第一种编码方式合理,就在于第二种编码将同步时序和组合逻辑分别放到不同的程序块(process,block) 中实现。这样做的好处不仅仅是便于阅读、理解、维护,更重要的是利于综合器优化代码,利于用户添加合适的时序约束条件,利于布局布线器实现设计。显式的 FSM 描述方法可以描述任意的FSM(参考Verilog 第四版)P181 有限状态机的说明。两个 always 模块。其中一个是时序模块,一个为组合逻辑。时序模块设计与书上完全一致,表示状态转移,可分为同步与异步复位。
标签: 状态
上传时间: 2015-01-02
上传用户:aa17807091