虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

Entity

  • 实现ORMapping

    实现ORMapping,利用Ado.net将数据库中的表映射到Entity 实现对实体访问的方式访问数据库;

    标签: ORMapping

    上传时间: 2013-12-25

    上传用户:moerwang

  • JAVA SMPP 源码

    Introduction jSMPP is a java implementation (SMPP API) of the SMPP protocol (currently supports SMPP v3.4). It provides interfaces to communicate with a Message Center or an ESME (External Short Message Entity) and is able to handle traffic of 3000-5000 messages per second. jSMPP is not a high-level library. People looking for a quick way to get started with SMPP may be better of using an abstraction layer such as the Apache Camel SMPP component: http://camel.apache.org/smpp.html Travis-CI status: History The project started on Google Code: http://code.google.com/p/jsmpp/ It was maintained by uudashr on Github until 2013. It is now a community project maintained at http://jsmpp.org Release procedure mvn deploy -DperformRelease=true -Durl=https://oss.sonatype.org/service/local/staging/deploy/maven2/ -DrepositoryId=sonatype-nexus-staging -Dgpg.passphrase=<yourpassphrase> log in here: https://oss.sonatype.org click the 'Staging Repositories' link select the repository and click close select the repository and click release License Copyright (C) 2007-2013, Nuruddin Ashr uudashr@gmail.com Copyright (C) 2012-2013, Denis Kostousov denis.kostousov@gmail.com Copyright (C) 2014, Daniel Pocock http://danielpocock.com Copyright (C) 2016, Pim Moerenhout pim.moerenhout@gmail.com This project is licensed under the Apache Software License 2.0.

    标签: JAVA SMPP 源码

    上传时间: 2019-01-25

    上传用户:dragon_longer

  • 源代码LIBRARY IEEE USE IEEE

    通用寄存器的部分代码 LIBRARY IEEE USE IEEE.STD_LOGIC_1164.ALL Entity traffic IS PORT(clk,sm,sb:IN bit mr,my,mg,br,by,bg:OUT bit ) END traffic

    标签: IEEE LIBRARY USE 源代码

    上传时间: 2020-03-25

    上传用户:lchen

  • VHDL4选1数据选择器

    VHDL编写的4选一数据选择器 Entity mux41a is        port(a,b:in std_logic;                s1,s2,s3,s4:in std_logic;                y: out std_logic); end Entity mux41a; architecture one of mux41a is signal ab:std_logic_vector(1 downto 0);

    标签: VHDL 数据选择器

    上传时间: 2020-05-15

    上传用户:cdga