The General Packet Radio Service (GPRS) allows an end user to send and receive data in packet transfer mode within a public land mobile network (PLMN) without using a permanent connection between the mobile station (MS) and the EXTERNAL network during data transfer. This way, GPRS opti- mizes the use of network and radio resources (RRs) since, unlike circuit- switched mode, no connection between the MS and the EXTERNAL network is established when there is no data flow in progress. Thus, this RR optimiza- tion makes it possible for the operator to offer more attractive fees.
上传时间： 2020-05-27
上传用户：shancjb
FPGA读写SD卡读取BMP图片通过LCD显示例程实验 Verilog逻辑源码Quartus工程文件+文档说明,FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。1 实验简介在前面的实验中我们练习了 SD 卡读写，VGA 视频显示等例程，本实验将 SD 卡里的 BMP 图片读出，写入到外部存储器，再通过 VGA、LCD 等显示。本实验如果通过液晶屏显示，需要有液晶屏模块。2 实验原理在前面的实验中我们在 VGA、LCD 上显示的是彩条，是 FPGA 内部产生的数据，本实验将彩条替换为 SD 内的 BMP 图片数据，但是 SD 卡读取速度远远不能满足显示速度的要求，只能先写入外部高速 RAM，再读出后给视频时序模块显示module top( input clk, input rst_n, input key1, output [5:0] seg_sel, output [7:0] seg_data, output vga_out_hs, //vga horizontal synchronization output vga_out_vs, //vga vertical synchronization output[4:0] vga_out_r, //vga red output[5:0] vga_out_g, //vga green output[4:0] vga_out_b, //vga blue output sd_ncs, //SD card chip select (SPI mode) output sd_dclk, //SD card clock output sd_mosi, //SD card controller data output input sd_miso, //SD card controller data input output sdram_clk, //sdram clock output sdram_cke, //sdram clock enable output sdram_cs_n, //sdram chip select output sdram_we_n, //sdram write enable output sdram_cas_n, //sdram column address strobe output sdram_ras_n, //sdram row address strobe output[1:0] sdram_dqm, //sdram data enable output[1:0] sdram_ba, //sdram bank address output[12:0] sdram_addr, //sdram address inout[15:0] sdram_dq //sdram data);parameter MEM_DATA_BITS = 16 ; //EXTERNAL memory user interface data widthparameter ADDR_BITS = 24
标签： fpga
上传时间： 2021-10-27
上传用户：
2.7V to 5.5V input voltage Range Efficiency up to 96% 24V Boost converter with 12A switch current Limit 600KHz fixed Switching Frequency Integrated soft-start Thermal Shutdown Under voltage Lockout Support EXTERNAL LDO auxiliary power supply 8-Pin SOP-PP PackageAPPLICATIONSPortable Audio Amplifier Power SupplyPower BankQC 2.0/Type CWireless ChargerPOS Printer Power SupplySmall Motor Power Supply
标签： XR2981
上传时间： 2021-11-05
上传用户：
基于FPGA设计的sdram读写测试实验Verilog逻辑源码Quartus工程文件+文档说明，DRAM选用海力士公司的 HY57V2562 型号,容量为的 256Mbit,采用了 54 引脚的TSOP 封装, 数据宽度都为 16 位, 工作电压为 3.3V,并丏采用同步接口方式所有的信号都是时钟信号。FPGA型号Cyclone4E系列中的EP4CE6F17C8，Quartus版本17.1。timescale 1ps/1psmodule top(input clk,input rst_n,output[1:0] led,output sdram_clk, //sdram clockoutput sdram_cke, //sdram clock enableoutput sdram_cs_n, //sdram chip selectoutput sdram_we_n, //sdram write enableoutput sdram_cas_n, //sdram column address strobeoutput sdram_ras_n, //sdram row address strobeoutput[1:0] sdram_dqm, //sdram data enable output[1:0] sdram_ba, //sdram bank addressoutput[12:0] sdram_addr, //sdram addressinout[15:0] sdram_dq //sdram data);parameter MEM_DATA_BITS = 16 ; //EXTERNAL memory user interface data widthparameter ADDR_BITS = 24 ; //EXTERNAL memory user interface address widthparameter BUSRT_BITS = 10 ; //EXTERNAL memory user interface burst widthparameter BURST_SIZE = 128 ; //burst sizewire wr_burst_data_req; // from EXTERNAL memory controller,write data request ,before data 1 clockwire wr_burst_finish; // from EXTERNAL memory controller,burst write finish
标签： fpga sdram verilog quartus
上传时间： 2021-12-18
上传用户：
高通(Qualcomm)蓝牙芯片QCC5151_硬件设计详细指导书（官方内部培训手册）共52页其内容是针对硬件设计、部分重要元器件选择(ESD，Filter）及走线注意事项的详细说明。2 Power management 2.1 SMPS 2.1.1 Components specification 2.1.2 Input power supply selection 2.1.3 Minimize SMPS EMI emissions 2.1.4 Internal LDOs and digital core decoupling 2.1.5 Powering EXTERNAL components 2.2 Charger 2.2.1 Charger connections.2.2.2 General charger operation2.2.3 Temperature measurement during charging 2.3 SYS_CTRL 3 Bluetooth radio3.1 RF PSU component choice 3.2 RF band-pass filter3.3 Layout (天线 走线的注意事项)4 Audio4.1 Audio bypass capacitors 4.2 Earphone speaker output4.3 Line/Mic input 4.4 Headphone output optimizition5 LED pads 5.1 LED driver 5.2 Digital/Button input 5.3 Analog input5.4 Disabled 6 Reset pin (Reset#)7 QSPIinterface 8 USB interfaces 8.1 USB device port8.1.1 USB connections8.1.2 Layout notes8.1.3 USB charger detection
上传时间： 2022-01-24
上传用户：XuVshu
The PW5410B is a low noise, constant frequency (1.2MHz) switched capacitor voltage doubler. Itproduces a regulated output voltage from 1.8V to 5V input with up to 100mA of output current. LowEXTERNAL parts count (one flying capacitor and two small bypass capacitors at VIN and VOUT) makethe PW5410B ideally suited for small, battery-powered applications
标签： pw5410
上传时间： 2022-02-11
上传用户：wangshoupeng199
The PW5410A is a low noise, constant frequency (1.2MHz) switched capacitor voltage doubler. Itproduces a regulated output voltage from 2.7V to 5V input with up to 250mA of output current. LowEXTERNAL parts count (one flying capacitor and two small bypass capacitors at VIN and VOUT) makethe PW5410A ideally suited for small, battery-powered applications
标签： pw5410
上传时间： 2022-02-11
上传用户：
The PW5300 is a current mode boost DC-DC converter. Its PWM circuitry with built-in 0.2Ω powerMOSFET make this regulator highly power efficient. The internal compensation network alsominimizes as much as 6 EXTERNAL component counts. The non-inverting input of error amplifierconnects to a 0.6V precision reference voltage and internal soft-start function can reduce the inrushcurrent. The PW5300 is available in the SOT23-6L package and provides space-saving PCB for theapplication fields
标签： pw5300
上传时间： 2022-02-11
上传用户：jiabin
The PW4556 series of devices are highly integrated Li-Ion and Li-Pol linear chargers targetedat small capacity battery for portable applications. It is a complete constant-current/ constantvoltage linear charger. No EXTERNAL sense resistor is needed, and no blocking diode is required dueto the internal MOSFET architecture. It can deliver up to 300mA of charge current (using a goodthermal PCB layout) with a final float voltage accuracy of ±1%. The charge voltage is fixed at 4.2V or4.35V, and the charge current can be programmed EXTERNALly with a single resistor. The chargerfunction has high accuracy current and voltage regulation loops and charge termination
标签： pw4556
上传时间： 2022-02-11
上传用户：1208020161
The PW4055 is a complete constant-current /constant-voltage linear charger for single cell lithiumion batteries.Its ThinSOT package and low EXTERNAL component count make the PW4055 ideallysuited for portable applications.Furthermore, the PW4055 is specifically designed to work within USBpower specifications.The PW4055 No EXTERNAL sense resistor is needed, and no blocking diode is required due to theinternal MOSFET architecture.Thermal feedback regulates the charge current to limit the dietemperature during high power operation or high ambient temperature. The charge voltage is fixedat 4.2V, and the charge current can be programmed EXTERNALly with a single resistor. The PW4055automatically terminates the charge cycle when the charge current drops to 1/10th the programmedvalue after the final float voltage is reached. When the input supply (wall adapter or USB supply) isremoved, the PW4055 automatically enters a low current state, dropping the battery drain currentto less than 2µA. The PW4055 can be put into shutdown mode, reducing the supply current to 25µA.The BAT pin has a 7KV ESD(HBM) capability. Other features include charge current monitor, undervoltage lockout, automatic recharge and a status pin to indicate charge termination and the presenceof an input voltage
标签： pw4055
上传时间： 2022-02-11
上传用户：jason_vip1
