越柬越多的应用 例如过程控制、称重等 都需要高分辨率、高集成度和低价格的ADC。 新型Σ .△转换技术恰好可以满足这些要求 然而, 很多设计者对于这种转换技术并不 分了解, 因而更愿意选用传统的逐次比较ADC Σ.A转换器中的模拟部分非常简单(类似j 个Ibit ADC), 而数字部分要复杂得多, 按照功能町划分为数字滤波和抽取单元 由于更接近r 个数字器件,Σ △ADC的制造成本非常低廉.
标签: ADC
上传时间: 2013-10-24
上传用户:han_zh
介绍一种简便的方法, 只用软件就可以将转换器位数提高, 并且还能同时提高采样系统的信噪比。通过实际验证, 证明该方法是成功的。
上传时间: 2013-11-11
上传用户:zhenyushaw
Abstract: This tutorial discusses methods for digitally adjusting the output voltage of a DC-DC converter. The digital adjustmentmethods are with a digital-to-analog converter (DAC), a trim pot (digital potentiometer), and PWM output of a microprocessor.Each method is assessed and several DACs and digital potentiometers presented.
上传时间: 2013-11-20
上传用户:zycidjl
The purpose of this application note is to show an example of how a digital potentiometer can be used in thefeedback loop of a step-up DC-DC converter to provide calibration and/or adjustment of the output voltage.The example circuit uses a MAX5025 step-up DC-DC converter (capable of generating up to 36V,120mWmax) in conjunction with a DS1845, 256 position, NV digital potentiometer. For this example, the desiredoutput voltage is 32V, which is generated from an input supply of 5V. The output voltage can be adjusted in35mV increments (near 32V) and span a range wide enough to account for resistance, potentiometer and DCDCconverter tolerances (27.6V to 36.7V).
上传时间: 2014-12-23
上传用户:781354052
以某高速实时频谱仪为应用背景,论述了5 Gsps采样率的高速数据采集系统的构成和设计要点,着重分析了采集系统的关键部分高速ADC(analog to digital,模数转换器)的设计、系统采样时钟设计、模数混合信号完整性设计、电磁兼容性设计和基于总线和接口标准(PCI Express)的数据传输和处理软件设计。在实现了系统硬件的基础上,采用Xilinx公司ISE软件的在线逻辑分析仪(ChipScope Pro)测试了ADC和采样时钟的性能,实测表明整体指标达到设计要求。给出上位机对采集数据进行处理的结果,表明系统实现了数据的实时采集存储功能。
上传时间: 2014-11-26
上传用户:黄蛋的蛋黄
The LTC®1966 is a true RMS-to-DC converter that uses aDS computational technique to make it dramatically simplerto use, significantly more accurate, lower in powerconsumption and more flexible than conventional logantilogRMS-to-DC converters. The LTC1966 RMS-to-DCconverter has an input signal range from 5mVRMS to1.5VRMS (a 50dB dynamic range with a single 5V supplyrail) and a 3dB bandwidth of 800kHz with signal crestfactors up to four.
上传时间: 2013-10-12
上传用户:qilin
模拟转换器性能不只依赖分辨率规格 大量的模数转换器(ADC)使人们难以选择最适合某种特定应用的ADC器件。工程师们选择ADC时,通常只注重位数、信噪比(SNR)、谐波性能,但是其它规格也同样重要。本文将介绍ADC器件最易受到忽视的九项规格,并说明它们是如何影响ADC性能的。 1. SNR比分辨率更为重要。 ADC规格中最常见的是所提供的分辨率,其实该规格并不能表明ADC器件的任何能力。但可以用位数n来计算ADC的理论SNR: 不 过工程师也许并不知道,热噪声、时钟抖动、差分非线性(DNL)误差以及其它参数异常都会限制ADC器件的SNR。对于高性能高分辨率转换器尤其如此。一 些数据表提供有效位数(ENOB)规格,它描述了ADC器件所能提供的有效位数。为了计算ADC的ENOB值,应把测量的SNR值放入上述公式,并求解 n。
上传时间: 2014-12-22
上传用户:z240529971
A tutorial on SAR type A/D converters, this note contains detailed information on several 12-bit circuits. Comparator, clocking, and preamplifier designs are discussed. A final circuit gives a 12-bit conversion in 1.8µs. Appended sections explain the basic SAR technique and explore D/A considerations.
上传时间: 2014-01-21
上传用户:钓鳌牧马
噪声系数(NF)是RF系统设计师常用的一个参数,它用于表征RF放大器、混频器等器件的噪声,并且被广泛用作无线电接收机设计的一个工具。许多优秀的通信和接收机设计教材都对噪声系数进行了详细的说明(例如参考文献1),本文重点讨论该参数在数据转换器中的应用。
上传时间: 2013-11-05
上传用户:李彦东
ANALOG INPUT BANDWIDTH is a measure of the frequencyat which the reconstructed output fundamental drops3 dB below its low frequency value for a full scale input. Thetest is performed with fIN equal to 100 kHz plus integer multiplesof fCLK. The input frequency at which the output is −3dB relative to the low frequency input signal is the full powerbandwidth.APERTURE JITTER is the variation in aperture delay fromsample to sample. Aperture jitter shows up as input noise.APERTURE DELAY See Sampling Delay.BOTTOM OFFSET is the difference between the input voltagethat just causes the output code to transition to the firstcode and the negative reference voltage. Bottom Offset isdefined as EOB = VZT–VRB, where VZT is the first code transitioninput voltage and VRB is the lower reference voltage.Note that this is different from the normal Zero Scale Error.CONVERSION LATENCY See PIPELINE DELAY.CONVERSION TIME is the time required for a completemeasurement by an analog-to-digital converter. Since theConversion Time does not include acquisition time, multiplexerset up time, or other elements of a complete conversioncycle, the conversion time may be less than theThroughput Time.DC COMMON-MODE ERROR is a specification which appliesto ADCs with differential inputs. It is the change in theoutput code that occurs when the analog voltages on the twoinputs are changed by an equal amount. It is usually expressed in LSBs.
上传时间: 2013-11-12
上传用户:pans0ul