虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

您现在的位置是:虫虫下载站 > 资源下载 > 可编程逻辑 > Verilog Coding Style for Efficient Digital Design

Verilog Coding Style for Efficient Digital Design

  • 资源大小:80 K
  • 上传时间: 2013-11-23
  • 上传用户:liuchuyuan
  • 资源积分:2 下载积分
  • 标      签: Efficient Verilog Digital Coding

资 源 简 介

 

In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

相 关 资 源

您 可 能 感 兴 趣 的