This document provides general hardware and layout
considerations and guidelines for hardware engineers
implementing a DDR3 memory subsystem.
The rules and recommendations in this document serve as an
initial baseline for board designers to begin their specific
implementations, such as fly-by memory topology.
