您现在的位置是：虫虫下载站 > 资源下载 > VHDL/FPGA/Verilog > it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xin

it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xin

资源大小：3 K
上传时间： 2014-01-10
上传用户：glossary
资源积分：2 下载积分
标签： synthesize simulator modelsim digital

资源简介

it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have tested it om my kit.[i mae my own kit for spartan2 device]

免注册下载
普通下载

您可能感兴趣的

收藏 赞(210) 踩(0)

您现在的位置是：虫虫下载站 > 资源下载 > VHDL/FPGA/Verilog > it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xin

it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xin

资 源 简 介

相 关 资 源

您 可 能 感 兴 趣 的

资源简介

相关资源

您可能感兴趣的