您现在的位置是：虫虫下载站 > 资源下载 > VHDL/FPGA/Verilog > CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re

CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re

资源大小：685 K
上传时间： 2013-12-27
上传用户：zhousiqi420
资源积分：2 下载积分
标签： specification the designed diagrams

资源简介

CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification rev. 1.4, Analog Devices ADSP-218xN DSP Microcomputer specification, and the Intel StrataFlash Memory 28F320J3 specification.

免注册下载
普通下载

您可能感兴趣的

收藏 赞(186) 踩(0)

您现在的位置是：虫虫下载站 > 资源下载 > VHDL/FPGA/Verilog > CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re

CF VHDL The CF+ design was designed using the timing diagrams of the Compact Flash specification re

资 源 简 介

相 关 资 源

您 可 能 感 兴 趣 的

资源简介

相关资源

您可能感兴趣的