The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM mode

资 源 简 介

The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with timing constraints at 115 MHZ.

您 可 能 感 兴 趣 的

• The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM mode
• SDRAM Controller
• SDRAM Controller
• 用VHDL编写DDR SDRAM Controller的源代码
• Xilinx公司网站下的SDRAM Controller的参考设计
• Altera SDRAM Controller 白皮书
• SDRAM Controller For Altera SOPC Builder and NIOS on DE2 kit board
• sdram controller.verilog
• SDRAM Controller 设计详细文档
• 非常好的SDRAM Controller 设计文档。工程必备