UART16550 controller, verilog

资 源 简 介

UART16550 controller, verilog

您 可 能 感 兴 趣 的

• ddr2 controller, verilog source code from xilinx
• 占用资源少的verilog HDL uart接口；采用固定波特率115200
• I2C controller verilog code for altera fpga platform.
• sdram controller.verilog
• UART16550 controller, verilog
• flash interface controller, verilog coding
• 详细介绍了基于verilog设计uart的原理
• 16550 uart debug interface.
• JTAG TAP controller verilog source code
• A badic controller for the UART. It incorporates a -- transmit and receive FIFO (fr