虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

您现在的位置是：虫虫下载站 > 资源下载 > 可编程逻辑 > Verilog编码中的非阻塞性赋值

Verilog编码中的非阻塞性赋值

  • 资源大小：54 K
  • 上传时间： 2013-11-01
  • 上传用户：myhpgnl
  • 资源积分：2 下载积分
  • 标      签： Verilog 编码 非阻塞性赋值

资 源 简 介

 

One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race conditions

相 关 资 源

您 可 能 感 兴 趣 的

虫虫下载站版权所有 京ICP备2021023401号-1