虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

您现在的位置是：虫虫下载站 > 资源下载 > 技术资料 > 电子书-RTL Design Style Guide for Verilog HDL540页

电子书-RTL Design Style Guide for Verilog HDL540页

  • 资源大小：7294 K
  • 上传时间： 2022-03-21
  • 上传用户：canderile
  • 资源积分：2 下载积分
  • 标      签： RTL verilog hdl

资 源 简 介

电子书-RTL Design Style Guide for Verilog HDL540页

A FF having a fixed input value is generated from the description in the upper portion of Example 2-21. In this case, ’0’ is output when the reset signal is asynchronously input, and ’1’ is output when the START signal rises. Therefore, the FF data input is fixed at the power supply, since the typical value ’1’ is output following the rise of the START signal. When FF input values are fixed, the fixed inputs become untestable and the fault detection rate drops. When implementing a scan design and converting to a scan FF, the scan may not be executed properl not be executed properly, so such descriptions , so such descriptions are not are not recommended. recommended.[1] As in the lower part of Example 2-21, be sure to construct a synchronous type of circuit and ensure that the clock signal is input to the clock pin of the FF. Other than the sample shown in Example 2-21, there are situations where for certain control signals, those that had been switched due to the conditions of an external input will no longer need to be switched, leaving only a FF. If logic exists in a lower level and a fixed value is input from an upper level, the input value of the FF may also end up being fixed as the result of optimization with logic synthesis tools. In a situation like this, while perhaps difficult to completely eliminate, the problem should be avoided as much as possible.


电子书-RTL Design Style Guide for Verilog HDL540页电子书-RTL Design Style Guide for Verilog HDL540页电子书-RTL Design Style Guide for Verilog HDL540页电子书-RTL Design Style Guide for Verilog HDL540页

相 关 资 源

您 可 能 感 兴 趣 的

虫虫下载站版权所有 京ICP备2021023401号-1