design electronic clock by DS12887, file hex

相 关 资 源

• design electronic clock by DS12887, file hex免费下载

  资源简介：design electronic clock by DS12887, file hex

  标签： electronic design clock 12887

  上传时间： 2013-12-19

  上传用户：wangdean1101

• fpga design 2 by zip file免费下载

  资源简介：fpga design 2 by zip file

  标签： design fpga file zip

  上传时间： 2017-08-18

  上传用户：星仔

• fpage design 3 by zip file免费下载

  资源简介：fpage design 3 by zip file

  标签： design fpage file zip

  上传时间： 2017-08-18

  上传用户：佳期如梦

• Java/J2EE application framework based on [Expert One-on-One J2EE design and Development] by Rod John免费下载

  资源简介：Java/J2EE application framework based on [Expert One-on-One J2EE design and Development] by Rod Johnson. Includes JavaBeans-based configuration, an AOP framework, declarative transaction management, JDBC and Hibernate support, and a web MVC...

  标签： Development application One-on-One framework

  上传时间： 2014-01-09

  上传用户：saharawalker

• < Co-Verification of Hardware and Software for ARM SoC design>> by Jason R. Andrews免费下载

  资源简介：< Co-Verification of Hardware and Software for ARM SoC design>> by Jason R. Andrews

  标签： R. Co-Verification Hardware Software

  上传时间： 2015-10-03

  上传用户：zhaiyanzhong

• It is a source code for access and program from PIC 18F452 to DS1307 Real Time clock by I2C interfac免费下载

  资源简介：It is a source code for access and program from PIC 18F452 to DS1307 Real Time clock by I2C interface using I2C capability of microcontroller

  标签： interfac program 18F452 access

  上传时间： 2017-04-21

  上传用户：lanjisu111

• circuit design with vhdl by pedroni免费下载

  资源简介：circuit design with vhdl by pedroni

  标签： circuit pedroni design with

  上传时间： 2014-12-07

  上传用户：jjj0202

• ASIC design using VHDL by Shyam Mani免费下载

  资源简介：ASIC design using VHDL by Shyam Mani

  标签： design using Shyam ASIC

  上传时间： 2017-06-24

  上传用户：zhanditian

• 基于AVR单片机Mega16的电子时钟设计免费下载

  资源简介：Mega16是一款采用先进RISC精简指令，内置A/D的8位单片机，可支持低电压联机 Flash和EEPROM 写入功能；同时还支持 Basic和C 等高级语言编程。用它设计电子时钟不仅成本低，硬件简单，而且很容易实现系统移植。介绍了如何利用AVR系列单片机Mega16及1602字符液晶...

  标签： Mega AVR 16 单片机

  上传时间： 2014-12-27

  上传用户：zl5712176

• 基于Verilog HDL设计的多功能数字钟免费下载

  资源简介：本文利用Verilog HDL 语言自顶向下的设计方法设计多功能数字钟，突出了其作为硬件描述语言的良好的可读性、可移植性和易理解等优点，并通过Altera QuartusⅡ 4.1 和ModelSim SE 6.0 完成综合、仿真。此程序通过下载到FPGA 芯片后，可应用于实际的数字钟显示中...

  标签： Verilog HDL 多功能 数字

  上传时间： 2013-11-10

  上传用户：hz07104032

• This documentation is based on the following versions:- pre-release of the wimax model developed by免费下载

  资源简介：This documentation is based on the following versions:- pre-release of the wimax model developed by NIST (file patch-wimax-prerelease-092206)- ns-2.29 此程序是NS2下用C、C++编写的，主要对Wimax 802.16d和802.16e的MAC层协议的仿真，压缩文件内...

  标签： documentation pre-release developed following

  上传时间： 2014-01-12

  上传用户：钓鳌牧马

• 基于DSP Builder数字信号处理器的FPGA设计免费下载

  资源简介：针对使用硬件描述语言进行设计存在的问题，提出一种基于FPGA并采用DSP Builder作为设计工具的数字信号处理器设计方法。并按照Matlab/Simulink/DSP Builder/QuartusⅡ设计流程，设计了一个12阶FIR 低通数字滤波器，通过Quartus 时序仿真及嵌入式逻辑分析仪Sign...

  标签： Builder FPGA DSP 数字信号处理器

  上传时间： 2013-11-17

  上传用户：lo25643

• 51单片机电子时钟含proteus仿真和keil...免费下载

  资源简介：说明：  51单片机电子时钟，含proteus仿真和keil工程源码(51 single-chip electronic clock, including the proteus simulation and keil project source)

  标签： 51单片机 电子时钟 proteus

  上传时间： 2022-05-27

  上传用户：

• 电子时钟用c51单片机带Proteus仿真以及...免费下载

  资源简介：说明：  电子时钟，用c51单片机，带Proteus仿真以及汇编的源码。(electronic clock)

  标签： 电子时钟 c51 单片机 proteus

  上传时间： 2022-05-27

  上传用户：fliang

• 学习用PSPICE设计模电实验免费下载

  资源简介：1.创建一个新项目：激活design Manager，在菜单File中选择New Workspace，然后填入项目名称expl。2.输入网单文件：在Tools菜单中选择TextEdit，输入如下所示的网单文件。3.保存文件：将文件命名为expl.cir。4.对电路进行模拟：在Tools菜单中选择PspiceA/D，再...

  标签： pspice

  上传时间： 2022-07-02

  上传用户：

• A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation免费下载

  资源简介：A clock writing by Verilog which can count from 00:00 to 23:59. With a C file to see the simulation results. A co-design example of C and Verilog.

  标签： simulation Verilog writing clock

  上传时间： 2016-10-12

  上传用户：王者A

• clock for any purpose of use by any design免费下载

  资源简介：clock for any purpose of use by any design

  标签： any purpose design clock

  上传时间： 2014-01-06

  上传用户：semi1981

• A code writing by Verilog which can find medium value. With a C file to see the simulation results.免费下载

  资源简介：A code writing by Verilog which can find medium value. With a C file to see the simulation results. A co-design example of C and Verilog.

  标签： simulation Verilog writing results

  上传时间： 2014-11-18

  上传用户：ljt101007

• This is an extension of sign example. You can design your own traffic sign by using Verilog. And the免费下载

  资源简介：This is an extension of sign example. You can design your own traffic sign by using Verilog. And the result from Verilog can be seen by the attached C file.

  标签： sign extension Verilog example

  上传时间： 2016-10-12

  上传用户：haohaoxuexi

• software that use for writing the coding, also work with MPLAB for compiler. (ouput .hex file that c免费下载

  资源简介：software that use for writing the coding, also work with MPLAB for compiler. (ouput .hex file that can be use for design circuit (Proteus))

  标签： that for software compiler

  上传时间： 2013-12-02

  上传用户：daguda

• DESCRIPTION: DDS design BY PLD DEVICES免费下载

  资源简介：* DESCRIPTION: DDS design BY PLD DEVICES.\r\n *\r\n * AUTHOR: Sun Yu\r\n *\r\n * HISTORY: 12/06/2002 \r\n *

  标签： DESCRIPTION DEVICES design DDS

  上传时间： 2013-09-09

  上传用户：jokey075

• hex file to bin file convert tool免费下载

  资源简介：hex file to bin file convert tool

  标签： file convert tool hex

  上传时间： 2014-01-20

  上传用户：moerwang

• 这是一个介绍design By Contract的PPT文件免费下载

  资源简介：这是一个介绍design By Contract的PPT文件

  标签： Contract design By

  上传时间： 2014-01-12

  上传用户：zsjzc

• this is a trade sale system realized by java. It can run some easy functions and has a good design p免费下载

  资源简介：this is a trade sale system realized by java. It can run some easy functions and has a good design pattern CVS. A good project to learn CVS.

  标签： functions realized design system

  上传时间： 2015-04-17

  上传用户：sz_hjbf

• by java , to read, write and modify excel file免费下载

  资源简介：by java , to read, write and modify excel file

  标签： modify excel write java

  上传时间： 2014-09-09

  上传用户：woshiayin

• USB design By Example免费下载

  资源简介：USB design By Example

  标签： Example design USB By

  上传时间： 2013-12-03

  上传用户：zgu489

• A Huffman implementation reference design in both VHDL and Verilog is provided by the Xilinx免费下载

  资源简介：A Huffman implementation reference design in both VHDL and Verilog is provided by the Xilinx

  标签： implementation reference provided Huffman

  上传时间： 2015-07-07

  上传用户：cooran

• -- Title : Barrel Shifter (Pure combinational) -- This VHDL design file is an open design you can r免费下载

  资源简介：-- Title : Barrel Shifter (Pure combinational) -- This VHDL design file is an open design you can redistribute it and/or -- modify it and/or implement it after contacting the author -- You can check the draft license at

  标签： design combinational Shifter Barrel

  上传时间： 2014-12-21

  上传用户：784533221

• 操作系统设计与实作第三版 Operating Systems design and Implementation, Third Edition By Andrew S. Tanenbaum 绝对经典的免费下载

  资源简介：操作系统设计与实作第三版 Operating Systems design and Implementation, Third Edition By Andrew S. Tanenbaum 绝对经典的一本兼具实作操作系统与讲述原理的书想要操作系统实作的功力大增就靠这本书

  标签： S. Implementation Operating Tanenbaum

  上传时间： 2013-12-12

  上传用户：498732662

• electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and免费下载

  资源简介：electronic design automation (EDA) company providing logic synthesis and analysis tools for FPGA and ASIC designers.

  标签： electronic automation and providing

  上传时间： 2014-01-10

  上传用户：四只眼